

Digital Logic & Design Study Guide

Logic Gates

- AND $y = x \cdot z$
- OR $y = x + z$
- XOR $y = x \oplus z$
- NOT $y = \neg x$
- NAND $y = \neg(x \cdot z)$
- NOR $y = \neg(x + z)$

* There are many circuit / gate combos which have the same F

Design Levels

- functional
- transistor
- truth table
- gate
- verilog / structural / behavioral
- matlab / simulink

Moore's Law

* # transistors on a microchip doubles every year

Number Bases

- decimal \rightarrow anything
 - divide by that base
 - remainders give converted #'s starting w/ most sig # (left)
- binary \leftrightarrow octal
 - break down into 3's
 - convert by digit
- binary \leftrightarrow hex
 - break down into 4's
 - convert by digit
- hex \leftrightarrow binary \leftrightarrow octal

Binary math

- Half adder
 - $S = A \oplus B$
 - $C = A \cdot B$
- Full adder
 - $C_2 = ab + (a+b)x$
 - $S = A \oplus B \oplus C$
- overflow (v) = $C_n \oplus C_{n-1}$
 - if v = 1, append C_n carry

Ex: $10110 + 11011 = 100001$
 v = 100 = 0, C_n ignored
 v = 100 = 1, C_n included

- Convert to binary
- Add w/ carries

1's & 2's Complement

- if signed ###
 - 1 = -, 0 = +
 - 1's comp
 - invert digits
 - 2's comp
 - 1's comp + 1
- Ex: $+4 \rightarrow 0100$
 $-4 \rightarrow 1011$ 1's comp
 $+1 \rightarrow 1100$ 2's comp
 $\text{mod}(12, 2^4) = -4$
 \rightarrow mod to get neg value
- 2's comp addition
 - reg binary add ignoring carries beyond MSB
 - subtraction
 - add 1st # to 2's comp of 2nd #
 - ignore carries beyond MSB
- if no carry produced, take 2's comp if ans is neg

Fixed & Floating Pt

- floating \rightarrow decimal
 - 1st # = sign (0 = +, 1 = -)
 - next 8 # convert bin2dec $\rightarrow e$
 - remaining # convert bin2dec $\rightarrow m$
- $X = (-1)^e (1 + \frac{m}{2^{23}}) 2^{e-bias}$
- * $e_{bias} = 127$
- decimal \rightarrow floating
 - Split whole / dec
 - whole / dec2bin
 - dec / dec2bin
 - whole bin, dec bin
 - format to #.###... $\times 2^e$
 - $s = 1$ if neg, $= 0$ if pos
 - $e_{bias} + \# \text{ spots moved} = e$
 - e dec2bin
 - 512 #s after decimal

Duality

- interchange & and | and 1's and 0's
 - Boolean/Shannon
- $F(x, y, z) = x \cdot F(1, y, z) + x' \cdot F(0, y, z)$

De Morgan's

- $(x \cdot y)' = x' + y'$
- $(x + y)' = x' \cdot y'$
- complement = dual w/ variable replaced w/ complement

Combinational Circuits

- Analysis (determine F)
 - Label all branches to find F
 - Simplify
 - Truth table for F
 - MATLAB to make timing plots
 - Synthesis
 - make truth table
 - SOP = eqn where $F = 1$
 - POS = eqn where $F = 0$
 - simplify resulting equation
- OR use kmaps
- * maxterm = complement of midterm

Decoder & Encoders

- often uses 1-hot encoding
 - convert all outputs we don't care about into "don't cares" (x's)
 - Truth table w/ don't cares
 - kmap for minterms (include don't cares BUT, all groups must have ≥ 1 actual 1)
 - Discovered equations are output equations
 - * Same process encoder or decoder
 - priority encoder
 - minimize outputs
- Ex: given y_3, y_2, y_1, y_0

Map $H_2 = y_2 y_3'$
 $H_1 = y_1 y_2 y_3'$
 $H_0 = y_0 y_1 y_2 y_3'$

\rightarrow compressed truth table gives 1-hot encoding

Multiplexing

- combine multiple signals into 1 signal
 - input S selects which n inputs are transferred
- demultiplexer is opposite

Ex: S_0, S_1, S_2, S_3
 $x_0 = S_0 S_1 S_2$
 $x_1 = S_0 S_1 S_2'$
 $x_2 = S_0 S_1' S_2$
 $x_3 = S_0 S_1' S_2'$

K Maps & Timing Hazards

- mark 1 where $F = 1$
- group 1's in powers of 2 (ex, 2, 4, 8, 16)
- use groups to calculate SOP
- ex: $F = xz' + yz$
- but! this will have timing hazards. To fix, add overlap term
- $F = xz' + yz + xy$
- complete equation

Comparator

- compares 2 binary #'s
- $a \oplus b \rightarrow 1$ if $a \neq b$
- $(a \oplus b)' = 1$ if $a = b$
- $\rightarrow e_n = (a_n \oplus b_n)'$ equivalency
- $\rightarrow E = e_n e_{n-1} \dots e_1 e_0$
- $G_{arb} = a_3 b_3' + e_3 a_2 b_2' + e_3 e_2 a_1 b_1' + e_3 e_2 e_1 a_0 b_0'$
- \rightarrow compare a_3, a_2, a_1, a_0
- $\rightarrow L_{arb} = (E + G)'$

Latches & Flip Flops

- flip flop \rightarrow time intervals
 - latches \rightarrow continuous
- EX:
- Clock (C)
 Arbitrary (D)
 Latch
 Flip Flop
- \rightarrow Latch $C = 1, \text{ latch} = D$
 $C = 0, \text{ latch} = 0$
- \rightarrow Flip flop C switches (up edge)
 $ff = D$
- * See ff summary in Seq. circuits for more

Registers & Counters

- shift register \rightarrow adds delay $1/c$
- made w/ flip flops
- counter
 - n bits for length N $n = \lceil \log_2 N \rceil$
 - given transition table
 - make state table
 - kmap for next eqns
- linear feedback shift register
 - gives pseudorandom sequence
 - Form: $Q_{2 \text{ next}} = Q_1 \oplus Q_0$
 - $Q_1 \text{ next} = Q_2$
 - $Q_0 \text{ next} = Q_1$

Finite State Machines

- Design 1
 - Choose state & reset state from description
 - State diagram
 - State table
- Design 2
 - Encode $AB \rightarrow S$
 - Implement w/ gates & simulink
 - equations from kmaps of state tables