Digital Logic & Design Study Guide

Logic Gates 1's & 2's Complement Combinational Circuits Comparator - if signed #### (Analysis (determine F) - compares Z binory #s -AND 3=D- x84 a 0 b == 1 if a = b + Label all branches - OR 3 50 x 14 - 1's comp Sinvert digits to find F (a 0 b)' = 1 if a = b - YOR & FD- X GY LA Simplify -> en = (an Obn)' egunalancy 1> Truth table for F Z's comp - NOT x -Da x' LA MATLAB to make 4/3 comp +1 + Land = (E+()) + e3a2b2+ e3e2a,b,+ egg,abb

+ Land = (E+()) + b3 b2 b, b0 > ? - NAND & = Da (xy) Ex +4 > 0100 timing plots @ Synthesis x = (x 29) 4> make truth table 12 = 1100 2's comp - NOR & = Da (x+y) 4 SOP = egn where F=1 Latches & Flip Flops mod (12, 24) = -4 40 POS = egn where F=0 4-00 (x14) - flip flop + time intervals 43 mod to get meg value 1 simplify resulting -latches - continous - 2's comp addition # There are many equation wreg binary add ignoring carries beyond MSB circuit / gate combos OR use kmaps * maxterm = compliment which have the same sub traction Arbitron - FILT I T. THI of midterm 13 add 1st # to 2's comp Design Levels Decoder & Encoders of 2nd# Ofunctional Flip Flop -- oHen uses 1- hot encoding is ignore carries beyond - convert all outputs we don't core about into "don't cores" (x's) @ transistor C=0, latch = D

C=0, latch = 0 3 truth table O Truth table 4 don't cores @ kmap for minterms (include don't cares BUT, all 1 vento / structual /behavioral 4 C switches I (up edge) @matlab/simulink groups must have = one * See ff summary in Seq. crewits for more actual 1) Moore's Low 1 Discovered equations are Registers & Counters is if no carry produced, + # transistors on a out put equations shift register > adds delay he made it flip flops take 2's comp if ans microchip doubles * Same process encoder or decoder every year 15 neg Pi Da O Da Da CIDER prority encoder Fixed & Floating Pt Number Bases 4 minimize outputs Ex given Jayzy, 4. floating -> decimal decimal - anything 11st # = sign (9+)=s HIFY, Map Odivide by that base Hz= 92 93 4 H sene od er wn bits for length N n= TlogzN7 @ next 8 # convert bin2dec O given trunsition table (3 make state table Oremainders give Ho= 4.4. 142 43' Lecoder converted #s starting 3 remaining # convert bin2dec (3) kmap for next egns
Next and w.
Egns Gont a. 4 most sig # (left) 4 compressed truthtoble - birary +> octal gives 1-hot encoding (1) x = (-1) (1+ m/223) 20-0 blas -> break down into 3's Multiplexing *ebias = 127 . combine multiple signals in & convert by digit Linear feedback shift register -decimal -> floating 1 signal binary -> hex is gives pseudorandom sequence O Split Whole Ideal - input S selects which n Form: Quet = Q, & Q. > break down into 4's inputs are transferred 3 whole deczbin Q next = OL (3 dec dec 2 bin 2 #spots + convert by digit Quinext = Q1 hex 5 binary 5 octal Finite State Machines - demultiplexor is opposite (5) format 1 to # .## ... ×2 Binary math @ s = 1 if neg, = Ø if pos O Choose state D reset state - Half adder from description Debias + # spots moved = e SEABB A SUM C. AB (2) State diagram K Maps & Timing Hazards

AB 20 01 11 10 00 00 01 11 10

mark 1 where 11

F=1 10 1 e dec 2 bin B=>> corry 151 e 1 #3 offerdecimal Ostate table - Full adder C= ab + (a+b)cn S=A B B C A DOD Sum - interchange 8 and 1 Company Cont - group 1's in powers of 2 and 1's and 0's Lex, 2,4,8,16) - overflow (v) = Cn + Cn-1 use groups to calculate SOP @ Encole AB - S - Boolean/Shannon ex 2 mg 1110 x21 wif v=1, append & Implement 4 gates & simulinia F(x, y, Z) = CN carry Lo equations from kmaps X-F(1,4,2)+X'-F(0,4,2) of state tables - F = XZ + YZ De Morgan's but! this will have timing (x.4)' = x'+4' hazards. To fix, add (X+4) = x'41 overlap term

> F = XZ + YZ + XY

is complete equation

- compliment = dual 4

variable replaced

W com I ments

OCOnvert to binary

3) Add W/ carries