@if LSB of product =1,

if = 0 > do nothing

@ shift product right

add multiplicant to MSB

Cont to repeat until multipliergore

1001 10011001 4+1010001

Ex 10012 + 10012 = producty

Machine Language -> RISCV

31 15,24 110 19 15 19 12 11 8 76 furch 7 152 151 find 10 apcode R

| mm[11:0] | rs1 | f3 | rd | goode | I

[11:5] | rs2 | rs1 | f3 | [4:0] | Grade | S

[12] [10:5] r52 r51 f3 [1:1] [1] Orcade B

Ida in Irial pariet I ed launde

Imm [31:12] rd peode u

(return to 64)

fill 4 0

6. 6010 00000111

shift return reg left &

Cont to repeat until right

00001110

11101110

Ex 0006 0111 \$ 0010

1/2 of ag return reg on left 1.349 102

06100011 Shift back (left 1/2)

Ex (5.01x10") (1.34x102) 100+000 5=1

1.34 × 102 -> 1.35 × 102

4. 0001 0001

11001000

0.0050100 ×102

00111000

3. 00011000

Processors 3 stages (S update Pe) Odecode instr & read regs Dexecute instra \* All instrucept , use ALLU . I functional units O combinational -> operate on data @ Sequential + contain state Clocking methodology State Combo write

- cycle length = longest legic gate delay

- instr feten @ read De addr

@ pull from matr J execute

- R format instr O read Z reg ops

@ do arthroped / logic ops

@ (store) write reg value to mem

- branch instr @ read reg ops - branch instr O read reg ops @ compare ops @ calculate target addr sign extend / shift/ pc+4 -control unit -> regulates data transfer decodes instra (of instrype & fune) ALU input > A'+B'+op Pipelining -5 stages O Fetch (instr) & update PC @dec - reg read & instr decode 1 exec - calculate mem addr 1 mcm - read data from mem 5 wb - write back data to reg - increases efficiency - executes multiple instra @ caretime Id For promotion cyfics III RUTITUTE read 8 write Hazards -> situations preventing starting the nut instructions Control Hazard a prev instruction + SLTN: branch prediction stall if guess is wrong stone of uses fypical behavior Structure Hazards > table of previous decisions

Structure Hazards > required resource is busy, really only an

1550E W 1115tr & data + SLTN: have seperate instr & data memory poths - Data Hazards is need data update from a previnstr +SLTN: forwarding (pull value after exec phase) don't wort for write back) add IF [ [d] FREE | NEM [Wb] !

SUB | IF | d Exec | Mem | Wb] . ?

dosen't work for ld (b/c gets value @ end of mem) so insert 1 stall/bubble/ NOP - Can also reorder code to minimize hazards