



## IN1006 Systems Architecture (PRD1 A 2022/23)

↑ My Moodle | IN1006\_PRD1\_A\_2022-23 | COURSEWORK 1: Weekly Assessed Quiz | Quiz 6\_Weekly Assessed Quiz 2022

Started on	Thursday, 8 December 2022, 6:17 PM
State	Finished
Completed on	Thursday, 8 December 2022, 6:20 PM
Time taken	2 mins 49 secs
Grade	10.00 out of 10.00 (100%)

## Question 1

Correct

Mark 1.00 out of 1.00

Suppose we have a byte-addressable computer which has a memory of 4,294,967,296 addresses, a cache with 128 blocks where each block contains 32 bytes. What is the size of the block (B), offset (O) and the tag (T) fields in the memory addresses used by this computer.

## Select one:

- $\bigcirc$  a. T= 24, O= 4 and B = 4
- O b. T= 16, O= 8 and B = 8
- $\bigcirc$  c. T= 28, O= 2 and B = 2
- Od. T= 8, O= 16 and B = 8
- O e. Don't know/no answer
- $\odot$  f. T= 20, O= 5 and B = 7

As the computer has a memory with 4,294,967,296 bytes, it will need 32 bits to identify the addresses of all of them  $(4,294,967,296 \pm 2^{32})$ . Thus, the total size of the tag, block and offset (TBO) fields is 32.

As the cache has 128 blocks, it can be indexed with 7 bits (128 =  $2^{7}$ ), so the size of the block (B) field is 7 bits.

As each block has 32 bytes, so it can be indexed with 5 bits (32 =  $2^5$ ) or, equivalently, the offset (0) field must be 5 bits long.

Thus, the tag (T) field is: TBO - B - O = 32 - 7 - 5 = 20.

The correct answer is: T=20, O=5 and B=7

Mark 1.00 out of 1.00
Suppose we have a byte-addressable computer using direct mapping with 16-bit main memory addresses and 32 blocks of cache. If each block contains 8 bytes, determine the size of the tag field.
Select one:
O a. 3
O b. 32
O c. 4
● d. 8
○ e. 16
○ f. Don't know/no answer
Your answer is correct.
The total size of the tag, block and offset fields is 16.
32 = 2 <sup>5</sup> blocks of cache can be indexed with 5 bits, so block is 5 bits.
Since each block has 8=2 <sup>3</sup> bytes we need 3 bits for the offset to access each byte in the block.
Finally, the tag field is: 16 - 5 - 3 = 8.
The correct answer is: 8
7
Question 3 Correct
Mark 1.00 out of 1.00
Which of the following flip-flops is most often used to construct SRAM?
Select one:
○ a. RS flip-flip
● b. D flip-flop     ✓
O c. Don't know/no answer
O d. J flip-flip
O e. SR flip-flop
Of. Clocked RS flip-flip
A D flip-flip is the form of flip-flop used in SRAM as one (D) input specifies what is to be written.
The correct answer is: D flip-flop

 $\begin{array}{c} \text{Question 2} \\ \text{Correct} \end{array}$ 

Mark 1.00 out of 1.00
Suppose the cache access time is 10ns, main memory access time is 200ns and the cache hit rate is 90%. What is the EAT for the processor to access an item in the cache?
Select one:
O a. 210ns
O b. Don't know/no answer
O c. 10ns
● d. 29ns
O e. 10ns for 90% of the times.
O f. 200ns
EAT = 0.9*10ns + (1-0.9)*200ns = 29ns
The correct answer is: 29ns
Question 5
Correct
Mark 1.00 out of 1.00
Which of the following is the most accurate statement relating to the term <i>virtual memory</i> ?
Select one:
a. Allows the DRAM capacity to be increased.
○ b. Don't know/no answer
Oc. Allows secondary storage (e.g. hard disk) to play the role of the cache.
<ul> <li>d. Allows secondary storage (e.g. hard disk) to play the role of main memory.</li> <li>The basic idea of VM is that the disk is used to support extra virtual pages of main memory</li> </ul>
○ e. Allows programmers to write sloppy code.
Of. Allows the cache hit rate to be increased.
Virtual memory allows secondary storage (e.g. hard disk) to play the role of main memory.
The correct answer is: Allows secondary storage (e.g. hard disk) to play the role of main memory.
The correct answer is. Allows secondary storage (e.g. hard disk) to play the fole of main memory.

 $\begin{array}{c} \text{Question 4} \\ \text{Correct} \end{array}$ 

Mark 1.00 o	ut of 1.00
Which o	f the following is the correct ordering of the following memory types in <i>decreasing</i> order of speed.
Select or	ne:
○ a. I	Hard disk drive, flash memory, DRAM, SRAM.
O b. I	Don't know/no answer
O c. 1	flash memory, SRAM, DRAM, hard disk drive.
O d. I	Hard disk drive, flash memory, SRAM, DRAM.
● e. S	SRAM, DRAM, flash memory, hard disk drive.
O f. 9	SRAM, flash memory, DRAM, hard disk drive.
SRAM is	the fastest type of memory, followed by DRAM, flash and hard disks.
The corr	rect answer is: SRAM, DRAM, flash memory, hard disk drive.
7	
Question 7 Correct	
Mark 1.00 o	ut of 1 00
	e we have a byte-addressable computer using direct mapping with 16-bit main memory addresses and 16 blocks of cache. If ock contains 8 bytes, determine the size of the block field.
Select or	ne:
O a. !	5
O b. I	Don't know/no answer
<b>◎</b> c. 4	4
O d. 3	3
○ e.	16
O f. 8	8
	Il size of the tag, block and offset fields is 16.
	s of cache can be indexed with 4 bits $(32 = 2^4)$ , so block needs 4 bits.
	ock has 8 bytes so it can be indexed with 3 bits (8=2 <sup>3</sup> ); thus 3 bits are needed for the offset to determine the address of each hin a block.
Finally, t	he tag field is: 16 - 4 - 3 = 9.
The corr	rect answer is: 4

 $\begin{array}{c} \text{Question 6} \\ \text{Correct} \end{array}$ 

Mark 1.00 out of 1.00
Which type of memory is built with capacitors that slowly leak their charge hence they must be refreshed every few milliseconds to prevent data loss?
Select one:
○ a. SRAM
O b. Cache
⊚ c. DRAM
O d. Registers
Your answer is correct.
The correct answer is: DRAM
Question 9  Correct
Mark 1.00 out of 1.00
Walk 1.00 Out of 1.00
Suppose the cache access time of a computer is 10ns and its main memory access time is 15 times slower. Assuming that the cache hit rate is 70%, what is the effective access time (EAT) for the processor to access an item in the cache?
Select one:
O a. 10ns
O b. 200ns
oc. 52ns for 90% of the times.
● d. 52ns
O e. Don't know/no answer
Of. 210ns for 30% of the times
Your answer is correct.
EAT = 0.7*10ns + (1-0.7)*150ns = 52ns
The correct answer is: 52ns

 $\begin{array}{c} \text{Question 8} \\ \text{Correct} \end{array}$ 

A 24-bit address generates an address space of locations. (select a value below to fill in the blank)
Select one:
<ul><li>a. 16,777,216</li></ul>
O b. 1024
o. c. 4,294,967,296
O d. 4096
Your answer is correct.
The number of addressable locations in the system is called an address space. The answer is 2 to the power 24 = 16,777,216.
The correct answer is: 16,777,216
■ Quiz 5 _ Weekly Assessed Quiz 2022
Jump to
Quiz 7 _ Weekly Assessed Quiz 2022

## Quiz navigation



Show one page at a time

Finish review

Question 10 Correct

Mark 1.00 out of 1.00