

The correct answer is: Six transistors



IN1006 Systems Architecture (PRD1 A 2022/23)

		,	
<u>**</u>	My Moodle	e IN1006 PRD1 A 2022-23 COURSEWORK 1: Weekly Assessed Quiz Quiz 6 Weekly Assessed Quiz 2022	
	Stauted on	Thursday 9 December 2022 2:54 DM	
		Thursday, 8 December 2022, 3:54 PM Finished	
<u> </u>			
		Thursday, 8 December 2022, 4:11 PM 16 mins 19 secs	
	Grade	7.70 out of 10.00 (77 %)	
Question	1		
Incorrect	t		
Mark -0.2	20 out of 1.00		
Whicl	n of the follo	owing is a pair of non-volatile memories?	
Selec	t one:		
a	. SRAM and	∃ EEPROM ×	
O b	. ROM and	Flash	
○ c	. DRAM and	d SRAM	
O d	. EPROM ar	nd DRAM	
	. DRAM and		
answ	er.	ories in the question are SRAM, VRAM and DRAM, The only option that does not contain any of them is the er is: ROM and Flash	
Question	2		
Correct			
Mark 1.0	0 out of 1.00		
What	is a bit of SR	RAM constructed from?	
6.1			
	t one:		
		w/no answer	
	. Six transis		
		sistor and one capacitor	
0 d	. Four trans	sistors.	
О е	. Two capac	citors and a floating-gate transistor.	
O f.	Three tran	nsistors and a floating-gate transistor.	
Λ hit	of SDAM is so	onstructed from 6 transistors.	
A DIL	UI OKAIVI IS CO	טווסנו שכנפש ודטוודט נו מווסוסנט 5.	

Correct						
Mark 1.00 out of 1.00						
Suppose the cache access time is 10ns, main memory access time is 200ns and the cache hit rate is 90%. What is the EAT for the processor to access an item in the cache?						
Select one:						
◎ a. 29ns						
○ b. 10ns for 90% of the times.						
oc. 210ns						
O d. Don't know/no answer						
○ e. 200ns						
○ f. 10ns						
EAT = 0.9*10ns + (1-0.9)*200ns = 29ns						
The correct answer is: 29ns						
Question 4						
Correct						
Mark 1.00 out of 1.00						
Suppose we have a byte-addressable computer using direct mapping with 16-bit main memory addresses and 32 blocks of cache. If each block contains 8 bytes, determine the size of the block field.						
Select one:						
○ a. 32						
○ b. Don't know/no answer						
O c. 8						
O d. 3						
○ e. 16						
● f. 5						
The total size of the tag, block and offset fields is 16. 32 = 2 ⁵ blocks of cache can be indexed with 5 bits, so block is 5 bits.						
$32 = 2^5$ blocks of cache can be indexed with 5 bits, so block is 5 bits.						
$32 = 2^5$ blocks of cache can be indexed with 5 bits, so block is 5 bits. Since each block has $8=2^3$ bytes we need 3 bits for the offset to access each byte in the block.						

Question $\bf 3$

Question 5
Incorrect
Mark -0.10 out of 1.00

Suppose we have a byte-addressable computer which has a memory of 4,294,967,296 addresses, a cache with 64 blocks where each block contains 16 bytes. What is the size of the block (B), offset (O) and the tag (T) fields in the memory addresses used by this computer.

Select one:

- \bigcirc a. T= 28, O= 2 and B = 2
- b. T= 24, O= 4 and B = 4
- o. Don't know/no answer
- Od. T= 16, O= 8 and B = 8
- \bigcirc e. T= 22, O= 4 and B = 6
- \bigcirc f. T= 8, O= 16 and B = 8

As the computer has a memory with 4,294,967,296 bytes, it will need 32 bits to identify the addresses of all of them $(4,294,967,296 = 2^{32})$. Thus, the total size of the tag, block and offset (TBO) fields is 32.

As the cache has 64 blocks, it can be indexed with 6 bits $(64 = 2^6)$. So the size of the block field (B) is 6.

As each block has 16 bytes, it can be indexed with 4 bits ($16 = 2^4$). So the size of the offset field (B) is 4.

Thus, the tag (T) field is: TBO - B - O = 32 - 6 - 4 = 22.

The correct answer is: T = 22, O = 4 and B = 6

Question **6**

Correct

Mark 1.00 out of 1.00

If a cache access requires one clock cycle and dealing with cache misses requires an additional five clock cycles, which of the following cache hit rates results in an effective access time of 2 clock cycles?

Select one:

- a. 85%
- b. 80%
- c. 95%
- od. 90%
- oe. Don't know/no answer
- f. 70%

The effective access time is calculated by: EAT = h *access_hit_time + (1-h) access_miss_time where h is hit rate. In this case, access_hit_time = 1 clock cycle, access_miss_time = 1+5=6 clock cycles, and EAT = 2 clock cycles. So:

2 = h * 1 + (1-h) * 6 => -h+6h=6-2 => 5h = 4 > h = 4/5 or 80%

The correct answer is: 80%

Question 7 Correct									
	Mark 1.00 out of 1.00								
Which (h of the following best describes a <i>Harvard Architecture</i> cache?								
Select o	t one:								
a.		This is the defining characteristic of a Harvard or split cache							
○ b.	. A cache where each data item can be assigned to any block as needed.								
 c. A cache where the assignment of data items (blocks) to cache lines is determined by the last n-bits of the data it address. 									
O d.	Od. An arrangement where data and instructions appear in the same cache.								
○ e.	e. A cache where the last n-bits of a block's address denotes which grouping of cache lines are used.								
O f.	Don't know/no answer								
The Ha	Harvard cache architecture refers to an arrangement where the data and instruction ca	ches are separated.							
The correct answer is: An arrangement where the data and instruction caches are separated.									
Question 8	n 8								
Correct									
Mark 1.00	00 out of 1.00								

Which of the following is the correct ordering of the following memory types in *decreasing* order of speed.

Select one:

- o a. Hard disk drive, flash memory, SRAM, DRAM.
- b. Don't know/no answer
- oc. SRAM, flash memory, DRAM, hard disk drive.
- od. flash memory, SRAM, DRAM, hard disk drive.
- o e. Hard disk drive, flash memory, DRAM, SRAM.
- of. SRAM, DRAM, flash memory, hard disk drive.

SRAM is the fastest type of memory, followed by DRAM, flash and hard disks.

The correct answer is: SRAM, DRAM, flash memory, hard disk drive.

Mark 1.00 out of 1.00	
Which of the following statements about ROM is correct?	
\bigcirc a. ROM is needed to support the mapping of cache memory addresses to main memory addresses.	
b. ROM is a type of L2 cache memory.	
oc. ROM is a type of L1 cache memory.	
Od. ROM stores the operating system of a computer.	
e. ROM stores the program that boots a computer.	~
Your answer is correct.	
ROM stores the program that boots a computer.	
The correct answer is:	
ROM stores the program that boots a computer.	
Question 10	
Correct	
Mark 1.00 out of 1.00	
Which of the following best describes the composition of a 64-bit register.	
Select one:	
a. 64 D flip-flops	~
○ b. 32 D flip-flops.	
○ c. Don't know/no answer	
d. 32 D flip-flops and 32 RS flip-flops	
e. 32 D flip-flops and 16 RS flip-flops.	
○ f. 64 RS flip-flips	
A n-bit register is built from n-D flip-flips connected by a bus.	
The correct answer is: 64 D flip-flops	
¬ Quiz 5 _ Weekly Assessed Quiz 2022	
Jump to	
Quiz 7 _ Weekly Assessed Quiz	2022 ►
Quiz navigation	

10

Show one page at a time Finish review

Question **9**Correct