Homework 7 Cache Report

Justin Birdsall & Richard Rory
Professor Lalejina
CIS 351 Computer Orginization
11 December 2023

```
#define ARRAY SIZE 64*1024
#define NUM LOOPS 10000000
int main() {
 char array[ARRAY SIZE];
 register int outer loop;
 register int inner loop;
 register int solution = 0;
  for (outer loop = 0; outer loop < NUM LOOPS; outer loop++) {</pre>
     solution *= array[32];
     solution *= array[8192];
 return solution;
```

Command:

Parameters: 1 way 8192 bit cache size with 32 and 64 bit block sizes

"for each 32 and 64 bit size block in a 8192 bit cache that is 1 way run valgrind cachegrind"

for block in 32 64; do valgrind --tool=cachegrind --cachegrind-out-file=/dev/null --D1=8192,1,\${block} ./a.out 2> output_\${block}; done

Output Hit rates:

64 bit block: output_64:==380071== D1 miss rate: 99.8% (99.9% + 7.6%)

Problem 3:

Code:

Commands:

Parameters: (2 or 4 way) 256 bit cache size with 32 bit block sizes

"for each 32 bit size block in a 256 bit cache that is 2 way run valgrind cachegrind"

for block in 32; do valgrind --tool=cachegrind --D1=256,2,\${block} ./a.out 2> output_\${block}; done

"for each 32 bit size block in a 256 bit cache that is 4 way run valgrind cachegrind"

for block in 32; do valgrind --tool=cachegrind --D1=256,4,\${block} ./a.out 2> output_\${block}; done

Output Hit rates:

2 way: output_32:==326736== D1 miss rate: **99.9%** (100.0% + 36.7%)

4 way: output_32:==327181== D1 miss rate: **0.0%** (0.0% + 35.9%)

Problem 4:

Code:

Commands:

Parameters: (1 or 2 way) 128 bit cache size with 32 bit block sizes

"for each 32 bit size block in a 128 bit cache that is 1 way run valgrind cachegrind"

for block in 32; do valgrind --tool=cachegrind --D1=128,1,\${block} ./a.out 2> output_\${block}; done

"for each 32 bit size block in a 128 bit cache that is 2 way run valgrind cachegrind"


for block in 32; do valgrind --tool=cachegrind --D1=128,2,\${block} ./a.out 2> output_\${block}; done


Output Hit rates:

1 way: output_32:==330536== D1 miss rate: 66.6% (66.7% + 48.0%)

2 way: output_32:==330678== D1 miss rate: 99.9% (99.9% + 41.0%)

Problem 5 (Problem 4 Explanation):





What we can see by going through the steps our two was cache will always be booting out a valuenifset & fills due to a miss.

Occurring on every step of our loop. On the other hand our direct cache will have a 66% miss rate, once we bring 64-95 into au set 3 of our cache. That value never gets booted out. However Since 128-159 + 259-289 are both napped to set & they will constantly be alternating holding that spot in cache. It is a hit and 3/2-ries giving us that 66% miss rate which was proven to be correct in our simulation and 100% miss rate for 2 way

Problem 6:

	32 bit	64 bit	128 bit	256 bit
1 way	1.70%	1.40%	2.40%	4.80%
2 way	0.90%	0.50%	0.40%	0.70%
4 way	0.80%	0.40%	0.30%	0.20%
8 way	0.80%	0.40%	0.30%	0.20%
16 way	0.80%	0.40%	0.20%	0.20%

