Logic Design Experiment Final Project Single cycle ARM32 CPU

電機一丙 E24086129 林哲緯

一、 程式碼

1. ARM.v

```
`timescale 1ns / 1ps
module ARM(clk,rst);
   input clk,rst;
   //register
   reg [31:0] pc;
   //wire
   wire [31:0]pc add 4, mem read data, instruction;
   wire [1:0] alu src;
   wire [31:0] alu out;
   wire [31:0] read data 1, read data 2, read data 3;
   wire [31:0] sign_extend_out, rotate_out, shift out, unsign extend out;
   wire [3:0] alu op;
   wire [3:0] nzcv;
   reg [3:0] nzcv n;
  //adder
   assign pc_add_4 = pc + 32'd4;
   wire [31:0] pc branch = sign extend out + pc add 4;
   wire [31:0] reg write data = mem to reg? (mem read data):(alu out);
   wire [31:0] pc next = pc write? ( pc src? alu out:alu out ):( pc src? pc branch:pc add 4 );
   wire [31:0] alu operation 2 = alu src[1]? ( alu src[0]?
unsign extend out:shift out ):( alu src[0]? rotate out:shift out );
   ins mem ins mem( .pc(pc), .ins(instruction) );
   data mem
data mem( .clk(clk), .rst(rst), .mem write(mem write), .addr(alu out), .write data(read data 3), .r
ead data(mem read data));
   register_file _register_file(
      .clk(clk), .rst(rst), .reg_write(reg_write), .link(link),
      .read_addr_1(instruction[19:16]), .read_addr_2(instruction[3:0]), .read_addr_3(instruction[15
:12]),
      .write addr(instruction[15:12]), .write data(reg write data), .pc content(pc add 4),
      .pc write (pc write),
      .read data 1(read data 1), .read data 2(read data 2), .read data 3(read data 3));
   multi 4
_multi_4(.sign_immediate_in(instruction[23:0]), .sign_extend_immediate_out(sign_extend_out));
   rotate _rotate(.immediate_in(instruction[11:0]), .rotate_immediate_out(rotate_out));
_shift(.shift_type(instruction[6:5]), .shift_number(instruction[11:7]), .reg_data(read_data_2), .shi
ft_out(shift_out));
   unsigned extend
unsigned extend (.unsign immediate in (instruction [11:0]), .unsign extend immediate out (unsign extend
out));
alu(.source 1 (read data 1), .source 2 (alu operation 2), .alu op(alu op), .c in(nzcv n[1]), .nzcv(nz
cv), .alu_out(alu_out));
```

```
controller
 controller(.nzcv(nzcv n), .opfunc(instruction[31:20]), .reg write(reg write), .alu src(alu src), .a
       .mem to reg(mem to reg), .mem write(mem write), .pc src(pc src), .update nzcv(update nzcv), .
link(link));
   always@(posedge clk or posedge rst)
       if (rst)
          nzcv n <= 4'b0;</pre>
      else
          nzcv n <= (update nzcv)? nzcv:nzcv n;</pre>
   always@(posedge clk or posedge rst)
   begin
      if( rst == 1'b1 )
          pc <= 32'd0;
       else
          pc <= pc next;</pre>
   end
endmodule
```

2. alu.v

```
module alu(source 1, source 2, alu op, c in, nzcv, alu out);
   input [31:0] source 1, source 2;
   input [3:0] alu op;
   input c in;
   output [3:0] nzcv;
   output reg [31:0] alu_out;
   reg c, v;
   // A carry occurs:
   // if the result of an addition is greater than or equal to 2^32
   // if the result of a subtraction is positive or zero (*)
   // as the result of an inline barrel shifter operation in a move or logical instruction.
   always@(*)
      case (alu op)
          4'b0000: {c, alu out} = {1'b0, source 1 & source 2};
                                                                                               // AND
          4'b0001: {c, alu_out} = {1'b0, source_1 ^ source 2};
                                                                                               // EOR
          4'b0010: {c, alu out} = {1'b1, source 1} - {1'b0, source 2};
                                                                                               // SUB
          4'b0011: {c, alu out} = {1'b1, source 2} - {1'b0, source 1};
                                                                                               // RSB
          4'b0100: {c, alu out} = \{1'b0, source 1\} + \{1'b0, source 2\};
                                                                                               // ADD
          4'b0101: {c, alu out} = \{1'b0, source 1\} + \{1'b0, source 2\} + \{32'b0, c in\};
                                                                                               // ADC
          4'b0110: {c, alu out} = {1'b1, source 1} - {1'b0, source 2} + {32'b0, c in} - 33'b1; // SBC
          4'b0111: {c, alu out} = \{1'b1, source 2\} - \{1'b0, source 1\} + \{32'b0, c in\} - 33'b1; // RSC
          4'b1000: {c, alu out} = {1'b0, source 1 & source 2};
                                                                                               // TST
          4'b1001: {c, alu out} = {1'b0, source 1 ^ source 2};
                                                                                               // TEQ
          4'b1010: \{c, alu out\} = \{1'b1, source 1\} - \{1'b0, source 2\};
                                                                                               // CMP
          4'b1011: {c, alu out} = {1'b0, source 1} + {1'b0, source 2};
                                                                                               // CMN
          4'b1100: {c, alu out} = {1'b0, source 1 | source 2};
                                                                                                // OR
                                                                                                // MOV
          4'b1101: {c, alu out} = {1'b0, source 2};
                                                                                               // BIC
          4'b1110: {c, alu out} = {1'b0, source 1 & ~source 2};
          4'b1111: {c, alu out} = {1'b0, ~source 2};
                                                                                               // MVN
      endcase
   always@(*)
      casex(alu op)
          // Operand1 + Operand2: 0100 0101 1011
                                                            => 010x 1011
          // Operand1 - Operand2: 0010 0110 1010
                                                            => 0x10 1010
          // Operand2 - Operand1: 0011 0111
                                                            => 0x11
```

```
// Logic: 0000 0001 1000 1001 1100 1101 1110 1111 => x00x 11xx (default)
4'b010x, 4'b1011: v = (source_1[31] ^ alu_out[31]) & (source_1[31] ^~ source_2[31]);
4'b0x10, 4'b1010: v = (source_1[31] ^ alu_out[31]) & (source_1[31] ^ source_2[31]);
4'b0x11: v = (source_2[31] ^ alu_out[31]) & (source_2[31] ^ source_1[31]);
default: v = 1'b0;
endcase

assign nzcv = {alu_out[31], ~(|alu_out), c, v};
endmodule
```

3. controller.v

```
module controller (nzcv, opfunc, reg write, alu src, alu op, mem to reg, mem write, pc src,
update nzcv, link);
   input [3:0]nzcv;
   input [11:0]opfunc;
   output reg reg write, mem to reg, mem write, pc src, update nzcv, link;
   output reg [1:0]alu src;
   output reg [3:0]alu op;
   assign \{n, z, c, v\} = nzcv[3:0];
   wire condition =
                                          // EQ, Z=1
    ((opfunc[11:8] == 4'b0000) \& z)
     ((opfunc[11:8] == 4'b0001) & ~z)
                                           // NE, Z=0
                                           // CS, C=1
     ((opfunc[11:8] == 4'b0010) \& c)
     ((opfunc[11:8] == 4'b0011) & \sim c)
                                            // CC, C=0
     ((opfunc[11:8] == 4'b0100) & n)
                                            // MI, N=1
     ((opfunc[11:8] == 4'b0101) & \sim n)
                                            // PL, N=0
     ((opfunc[11:8] == 4'b0110) \& v)
                                            // VS, V=1
                                         // VC, V=0
     ((opfunc[11:8] == 4'b0111) & \sim v)
     ((opfunc[11:8] == 4'b1000) & (c & ~z))
                                               // HI, C=1 & Z=0
     ((opfunc[11:8] == 4'b1001) & (~c | z)) |
                                                // LS, C=0 | Z=1
     ((opfunc[11:8] == 4'b1010) & (n ~^ v))
                                                // GE, N = V
     ((opfunc[11:8] == 4'b1011) & (n ^ v))
                                              // LT, N \neqV
     ((opfunc[11:8] == 4'b1100) & (~z & (n ~^ v))) | // GT, Z=0 & N = V
                                                    // LE, Z=1 | N \neqV
     ((opfunc[11:8] == 4'b1101) & (z | (n ^ v))) |
     (opfunc[11:8] == 4'b1110);
                                       // AL, always (nzcv ignored)
   always@(*) begin
      casex({condition, opfunc[7:5]})
         4'b1101: begin // branch
             reg write = 1'b0;
            alu src = 2'b00;
            alu op = 4'b00000;
            mem to reg = 1'b0;
            mem write = 1'b0;
             pc src = 1'b1;
             update_nzcv = 1'b0;
             link = opfunc[4];
         end
         4'b100x: begin // data processing
            reg write = (opfunc[4:3] == 2'b10)? 1'b0 : 1'b1;
             alu src = (opfunc[5])? 2'b01 : 2'b00;
             alu op = opfunc[4:1];
             mem_to_reg = 1'b0;
             mem write = 1'b0;
             pc src = 1'b0;
            update_nzcv = opfunc[0];
```

```
link = 1'b0;
          end
          4'b101x: begin // data transfer
             reg write = opfunc[0];
             alu src = (opfunc[5])? 2'b10 : 2'b11;
             alu op = (opfunc[3])? 4'b0100 : 4'b0010;
             mem to reg = 1'b1;
             mem write = ~opfunc[0];
             pc src = 1'b0;
             update nzcv = 1'b0;
             link = 1'b0;
          end
          default: begin // fail
             reg write = 1'b0;
             alu src = 2'b00;
             alu op = 4'b00000;
             mem to reg = 1'b0;
             mem write = 1'b0;
             pc_src = 1'b0;
             update nzcv = 1'b0;
             link = 1'b0;
      endcase
   end
endmodule
```

4. data mem.v

```
module data_mem(clk, rst, addr, write_data, mem_write, read_data);
   input clk, rst, mem_write;
   input [31:0]addr, write data;
   output [31:0]read_data;
   parameter DATA MEM SIZE = 64;
   reg [31:0]mem[DATA MEM SIZE-1:0];
   integer i;
   assign read data = mem[addr[31:2]];
   always@(posedge clk or posedge rst) begin
      if(rst == 1'b1)
          for(i = 0; i < DATA MEM SIZE; i = i + 1)</pre>
             mem[i] <= 0;
      else if (mem write == 1'b1)
          mem[addr[31:2]] <= write data;</pre>
   end
endmodule
```

5. ins mem.v

```
module ins_mem(pc, ins);
  input [31:0]pc;
  output [31:0]ins;
  parameter INS_MEM_SIZE = 32;
  reg [31:0]mem[INS_MEM_SIZE-1:0];
  assign ins = mem[pc[31:2]];
endmodule
```

6. multi 4.v

```
module multi_4(sign_immediate_in, sign_extend_immediate_out);
   input [23:0]sign_immediate_in;
   output [31:0]sign_extend_immediate_out;

assign sign_extend_immediate_out = {{6{sign_immediate_in[23]}}, sign_immediate_in, 2'b00};
endmodule
```

7. register file.v

```
module register file(clk, rst, reg write, link,
                read addr 1, read addr 2, read addr 3, write addr,
                write_data, pc_content,
                pc_write, read_data_1, read_data_2, read_data_3);
   input clk, rst, reg write, link;
   input [3:0]read_addr_1, read_addr_2, read_addr_3, write_addr;
   input [31:0]write data, pc content;
   output pc write;
   output [31:0]read data 1, read data 2, read data 3;
   reg [31:0]memory[14:0];
   integer i;
   always@(posedge clk or posedge rst) begin
      if (rst) begin
          for (i = 0; i < 15; i = i + 1)
             memory[i] <= 0;
      end
      else begin
          if (reg write & (write addr < 4'b1110)) memory[write addr] <= write data;
          else if (link) memory[14] <= pc content;</pre>
      end
   end
   assign pc write = (&write addr) & reg write;
   assign read_data_1 = (&read_addr_1)? pc_content : memory[read_addr_1];
   assign read_data_2 = (&read_addr_2)? pc_content : memory[read_addr_2];
   assign read data 3 = (&read addr 3)? pc content : memory[read addr 3];
endmodule
```

8. rotate.v

```
module rotate(immediate_in, rotate_immediate_out);
   input [11:0]immediate_in;
   output [31:0]rotate_immediate_out;
   wire [31:0] tmp;
   assign {tmp, rotate_immediate_out} = {{24'b0, immediate_in[7:0]}, {24'b0, immediate_in[7:0]}} >>
   {immediate_in[11:8], 1'b0};
   endmodule
```

9. shift.v

```
module shift(reg_data, shift_type, shift_number, shift_out);
   input [1:0]shift_type;
   input [4:0]shift_number;
   input [31:0]reg_data;
```

```
output [31:0]shift_out;

reg signed [31:0]shift_out;

reg [31:0] tmp;

always@(*) begin
    case(shift_type)
        2'b00: shift_out = reg_data << shift_number;
        2'b01: shift_out = reg_data >> shift_number;
        2'b10: shift_out = reg_data >>> shift_number;
        2'b10: shift_out = reg_data >>> shift_number;
        2'b11: {tmp, shift_out} = {reg_data, reg_data} >> shift_number; // right rotate
        endcase
    end
endmodule
```

10. unsigned extend.v

```
module unsigned_extend(unsign_immediate_in, unsign_extend_immediate_out);
   input [11:0]unsign_immediate_in;
   output [31:0]unsign_extend_immediate_out;
   assign unsign_extend_immediate_out = {20'b0, unsign_immediate_in};
endmodule
```

二、 輸出結果

執行 run.bat (若有 Icarus Verilog),即產生 log1.txt、log2.txt、log3.txt、log4.txt,分別對應 4 個 testbench 的輸出。


```
iverilog -o tb1 alu.v controller.v data_mem.v ins_mem.v multi_4.v
register_file.v rotate.v shift.v unsigned_extend.v ARM.v tb_ARM_1.v
iverilog -o tb2 alu.v controller.v data_mem.v ins_mem.v multi_4.v
register_file.v rotate.v shift.v unsigned_extend.v ARM.v tb_ARM_2.v
iverilog -o tb3 alu.v controller.v data_mem.v ins_mem.v multi_4.v
register_file.v rotate.v shift.v unsigned_extend.v ARM.v tb_ARM_3.v
iverilog -o tb4 alu.v controller.v data_mem.v ins_mem.v multi_4.v
register_file.v rotate.v shift.v unsigned_extend.v ARM.v tb_ARM_4.v
vvp tb1 > log1.txt
vvp tb2 > log2.txt
vvp tb3 > log3.txt
vvp tb4 > log4.txt
```

◆ 一到四測試結果皆正確 (詳見 log.txt)

三、 心得

經過幾個禮拜慢慢琢磨,終於打出來了,實在很有成就感,感謝助教們這 學期的教導,我受益良多。