```
Problem 3: [20 points]
Filename: hw7prob3.sv
AndrewID: jtbell
  1 `default_nettype none
  2
  3
    module MagComp
      #(parameter
                      WIDTH = 8
  5
       (output logic
                                    AltB, AeqB, AgtB,
  6
       input logic [WIDTH-1:0] A, B);
  7
      assign AeqB = (A == B);
assign AltB = (A < B);
assign AgtB = (A > B);
  8
  9
 10
 11
 12 endmodule: MagComp
13
 14 // An Adder is a combinational sum generator.
 15 module Adder
      #(parameter WIDTH=8)
 16
      (input logic [WIDTH-1:0] A, B,
 17
       input logic output logic [WIDTH-1:0] output logic
 18
                                    cin,
 19
                                   sum
 20
                                    cout);
 21
 22
       assign {cout, sum} = A + B + cin;
 23
 24 endmodule : Adder
 25
 26 // The Multiplexer chooses one of WIDTH bits
 27 module Multiplexer
      #(parameter WIDTH=8)
 28
       (input logic [WIDTH-1:0] I,
input logic [$clog2(WIDTH)-1:0] S,
 29
       (input
 30
 31
       output logic
 32
       assign Y = I[S];
 33
 34
 35 endmodule : Multiplexer
 36
 37 // The 2-to-1 Multiplexer chooses one of two multi-bit inputs.
 38 module Mux2to1
 39
      #(parameter WIDTH = 8)
      (input logic [WIDTH-1:0] I0, I1,
input logic S.
 40
 41
       output logic [WIDTH-1:0] Y);
 42
 43
 44
      assign Y = (S) ? I1 : I0;
 45
 46 endmodule : Mux2to1
 47
 48 // The Decoder converts from binary to one-hot codes.
 49 module Decoder
      #(parameter WIDTH=8)
 50
 51
       (input logic [$clog2(WIDTH)-1:0] I,
       input logic
 52
 53
       output logic [WIDTH-1:0]
                                             D);
 54
      always_comb begin
D = '0;
 55
 56
         if (en)
 57
 58
           D[I] = 1'b1;
 59
      end
 60
 61 endmodule : Decoder
 62
 63 // A DFlipFlop stores the input bit synchronously with the clock signal.
 64 // preset and reset are asynchronous inputs.
 65 module DFlipFlop
 66
       (input
               logic D,
              logic preset_L, reset_L, clock,
 67
        input
       output logic Q);
 68
 69
```

```
always_ff @(posedge clock, negedge preset_L, negedge reset_L)
 71
        if (~preset_L & reset_L)
 72
          Q <= 1'b1;
 73
        else if (~réset_L & preset_L)
          Q <= 1'b0;
 74
        else if (~reset_L & ~preset_L)
 75
          Q \leq 1'bX;
 76
        else
 77
 78
          Q \le D;
 79
 80 endmodule : DFlipFlop
 81
 82 // A Register stores a multi-bit value.
 83 // Enable has priority over Clear
 84 module Register
 85
      #(parameter WIDTH=8)
 86
      (input logic [WIDTH-1:0] D,
 87
       input logic
                                  en, clear, clock,
 88
       output logic [WIDTH-1:0] Q);
 89
 90
      always_ff @(posedge clock)
        if (en)
 91
 92
          Q \leq D;
        else if (clear)
 93
          Q \ll '0;
 94
 95
 96 endmodule : Register
97
 98 // A binary up-down counter.
 99 // Clear has priority over Load, which has priority over Enable
100 module Counter
101
      #(parameter WIDTH=8)
102
              logic [WIDTH-1:0] D,
      (input
       input logic
                                  en, clear, load, clock, up,
103
104
       output logic [WIDTH-1:0] Q);
105
106
      always_ff @(posedge clock)
        if (clear)
107
        Q <= {WIDTH {1'b0}};
else if (load)</pre>
108
109
          Q \le D;
110
        else if (en)
111
          if (up)
112
113
            Q \le Q + 1'b1;
114
          else
            Q \le Q - 1'b1;
115
116
117 endmodule : Counter
118
119 // A Synchronizer takes an asynchronous input and changes it to synchronized
120 module Synchronizer
      (input logic async, clock,
121
122
       output logic sync);
123
124
      logic metastable;
125
126
      DFlipFlop one(.D(async),
127
                     .Q(metastable),
128
                     .clock,
129
                     .preset_L(1'b1),
130
                     .reset_L(1'b1)
131
                    );
132
      DFlipFlop two(.D(metastable),
133
134
                     .Q(sync),
135
                     .clock,
                     .preset_L(1'b1),
136
137
                     .reset_L(1'b1)
138
139
140 endmodule : Synchronizer
```

```
Filename: hw7prob3.sv
141
142 // A PIPO Shift Register, with controllable shift direction 143 // Load has priority over shifting.
144 module ShiftRegister_PIPO
       \#(parameter \overline{W}IDTH=8)
145
146
       (input
               logic [WIDTH-1:0] D,
147
        input
               logic
                                    en, left, load, clock,
148
        output logic [WIDTH-1:0] Q);
149
150
      always_ff @(posedge clock)
151
         if (load)
152
           Q \leq D;
         else if (en)
153
           if (left)
154
155
             Q <= {Q[WIDTH-2:0], 1'b0};
156
157
             Q \leftarrow \{1'b0, Q[WIDTH-1:1]\};
158
159 endmodule : ShiftRegister_PIPO
160
161 // A SIPO Shift Register, with controllable shift direction 162 // Load has priority over shifting.
163 module ShiftRegister_SIPO
       #(parameter WIDTH=8)
164
165
       (input
               logic
                                    serial,
166
        input logic
                                    en, left, clock,
        output logic [WIDTH-1:0] Q);
167
168
169
      always_ff @(posedge clock)
170
         if (en)
           if (left)
171
172
             Q <= {Q[WIDTH-2:0], serial};</pre>
173
174
             Q <= {serial, Q[WIDTH-1:1]};</pre>
175
176 endmodule : ShiftRegister_SIPO
177
178 // A BSR shifts bits to the left by a variable amount
179 module BarrelShiftRegister
180
       #(parameter WIDTH=8
181
               logic [WIDTH-1:0] D,
       (input
               logic
                                    en, load, clock,
182
        input
        input logic
                              1:0] by,
183
184
        output logic [WIDTH-1:0] Q);
185
186
      logic [WIDTH-1:0] shifted;
187
      always_comb
188
         case (by)
189
           default: shifted = Q;
           2'b01: shifted = {Q[WIDTH-2:0], 1'b0};
190
           2'b10: shifted = {Q[WIDTH-3:0], 2'b0};
191
           2'b11: shifted = \{Q[WIDTH-4:0], 3'b0\};
192
193
         endcase
194
195
       always_ff @(posedge clock)
196
         if (load)
197
             Q \leq D;
         else if (en)
198
199
             Q <= shifted;
200
201 endmodule : BarrelShiftRegister
202
203 module RangeCheck
         #(parameter WIDTH = 8)
204
205
         (input logic [WIDTH-1:0] low,
         input logic [WIDTH-1:0] high, input logic [WIDTH-1:0] val,
206
207
208
         output logic is_between);
209
         assign is_between = (low <= val && val <= high) ? 1'b1: 1'b0;
210
211 endmodule
```

Page #: 3

Filename: hw7prob3.sv Page #: 4

```
212
213 module hw7prob3
        (input logic [6:0] score,
input logic [1:0] score_type,
214
215
        input logic start, grade_it,
216
217
        output logic grade_A, grade_B, grade_C, grade_D, grade_R,
        input logic clock, reset_L);
218
219
220
        logic [6:0] new_score,start_H,start_E,start_L,start_P,
221
                     add_H,add_E,add_L,add_P
222
                     divided_H,divided_E_1,divided_E_2,divided_L,
                     score_H,score_E,score_L,score_P,
divided_P,fin_1,fin_2,final_val,combined_E_val;
223
224
225
        logic hw_en, lab_en, exam_en, class_p_en,reset_all;
226
227
228
        my_fsm fsm (.*);
229
         //set en to be edited at start
230
        Mux2to1 #(7) choose_gradeIt(.IO(7'b0),.I1(score),.Y(new_score),
231
             .S(grade_it));
        MagComp #(2) hw_comp (.A(2'b00),.B(score_type), .AeqB(hw_en),
232
233
                      .AgtB(), .AltB())
        MagComp #(2) lab_comp (.A(2'b01),.B(score_type), .AeqB(lab_en),
234
235
                      .AgtB(), .AltB());
        MagComp #(2) class_partipation_comp (.A(2'b10),.B(score_type),
236
        .AeqB(exam_en), .AgtB(), .AltB());
MagComp #(2) exam_comp (.A(2'bl1),.B(score_type), .AeqB(class_p_en),
237
238
239
                      .AgtB(), .AltB());
        //scpre_H,E,L,P need values initially
240
241
242
        Adder \#(7) hw_add (.A(new_score), .B(score_H),.cin(1'd0),.cout(),
243
             .sum(add_H));
244
        Adder #(7) exam_add (.A(new_score), .B(score_E),.cin(1'd0),.cout(),
245
             .sum(add_E));
246
        Adder \#(7) lab_add (.A(new_score), .B(score_L),.cin(1'd0),.cout(),
247
             .sum(add L));
248
        Adder #(7) class_particiaption_add (.A(new_score), .B(score_P),.cin(1'd0),
249
             .cout(),.sum(add_P));
250
251
        Mux2to1 #(7) choose_start_H(.I1(new_score),.I0(add_H),.Y(start_H),
252
             .S(start)):
253
        Mux2to1 #(7) choose_start_E(.I1(new_score),.I0(add_E),.Y(start_E),
254
             .S(start));
255
        Mux2to1 #(7) choose_start_L(.I1(new_score),.I0(add_L),.Y(start_L),
             .S(start));
256
257
        Mux2to1 #(7) choose_start_P(.I1(new_score),.I0(add_P),.Y(start_P),
258
             .S(start));
259
260
261
262
         //issue is with either with add or score
263
        Register #(7) reg_H(.D(start_H), .Q(score_H), .en(hw_en),.clock(clock),
264
             .clear(reset_all)):
265
        Register #(7) reg_E(.D(start_E), .Q(score_E), .en(exam_en),.clock(clock),
266
             .clear(reset_all));
        Register #(7) reg_L(.D(start_L), .Q(score_L), .en(lab_en),.clock(clock),
267
             .clear(reset_all))
268
269
        Register #(7) reg_P(.D(start_P), .Q(score_P), .en(class_p_en),.clock(clock),
270
             .clear(reset_all));
271
272
        assign divided_H = score_H >> 2;
273
        assign divided_E_1 = score_E >> 2;
        assign divided_E_2 = score_E >> 3;
274
275
        assign divided_L = score_L >> 2;
276
        assign divided_P = score_P >> 3;
277
        Adder #(7) add_combine_E (.A(divided_E_1), .B(divided_E_2),.cin(1'd0),
278
279
             .cout(),.sum(combined_E_val));
280
281
        Adder #(7) add_fin1 (.A(combined_E_val), .B(divided_H),.cin(1'd0),
282
             .cout(),.sum(fin_1));
```

```
Filename: hw7prob3.sv
                                                                                   Page #: 5
283
        Adder \#(7) add_fin2 (.A(fin_1), .B(divided_L),.cin(1'd0),
284
             .cout(),.sum(fin_2))
        Adder \#(7) add_fin3 (.A(fin_2), .B(divided_P),.cin(1'd0),
285
             .cout(),.sum(final_val));
286
287
288
        RangeCheck #(7) R_Checker(.low(7'd0),.high(7'd59),.val(final_val),
        .is_between(grade_R));
RangeCheck#(7) D_Checker(.low(7'd60),.high(7'd69),.val(final_val),
289
290
        .is_between(grade_D));
RangeCheck #(7) C_Checker(.low(7'd70),.high(7'd79),.val(final_val),
291
292
293
             .is_between(grade_C))
        RangeCheck #(7) B_Checker(.low(7'd80),.high(7'd89),.val(final_val),
294
295
             .is_between(grade_B))
        RangeCheck #(7) A_Checker(.low(7'd90),.high(7'd100),.val(final_val),
296
297
             .is_between(grade_A));
298 endmodule
299
300 module my_fsm
301
         (input logic start, grade_it, reset_L, clock,
302
         input logic [1:0] score_type,
303
        output logic reset_all);
      enum {INIT, SHIFTING} state, nextState;
304
305
      always_ff @(posedge clock, negedge reset_L) begin
306
307
         if (~reset_L)
308
           state <= INIT;
309
        else
310
           state <= nextState;</pre>
311
      end
        always_comb begin
312
             reset_all = 1'b1;
313
             case(state)
314
315
                 INIT:begin
                    if(~start) begin
316
317
                      nextState = INIT;
318
                      reset_all = 1'b1;
319
                    end
320
                    if(start) begin
                      nextState = SHIFTING;
reset_all = 1'b1;
321
```

322 323

324

325

326

327

328 329

330 331

332 333

334

335

336

337

end

end

end

end

endcase

end

338 endmodule

SHIFTING: begin

if(~start) begin

nextState = SHIFTING; reset\_all = 1'b0;

if(start) begin
nextState = SHIFTING;

reset\_all = 1'b1;

end