```
Lab Code [10 points]
Filename: chipInterface.sv
AndrewID: kakinci
  1 `default_nettype none
  2
  3
   // module that represents our striped color for our VGA module
  5
   module VGA_colorOutput(
  6
        input logic [9:0] col,
  7
        input logic [8:0] row,
  8
        output logic [7:0] R,G,B);
  9
 10
        always_comb begin
            if (row >= 9'd240) begin
 11
                     R = 9'h00;
 12
                     G = 9'h00;
 13
 14
                     B = 9'h00;
 15
            end
            else begin
 16
                 if(col >= 10'd0 && col <= 10'd79) begin
 17
 18
                     R = 8'h00;
                     G = 8'h00;
 19
                     B = 8'h00
 20
 21
                 end
 22
                else if(col >= 10'd80 && col <= 10'd159) begin
 23
                     R = 8'h00;
 24
                     G = 8'h00;
 25
                     B = 8'hFF;
 26
                 end
 27
                else if(col >= 10'd160 && col <= 10'd239) begin
 28
                     R = 8'h00;
                     G = 8'hFF
 29
                     B = 8'h00;
 30
 31
                 end
 32
                 else if(col >= 10'd240 && col <= 10'd319) begin
 33
                     R = 8'h00:
                     G = 8'hFF;
 34
                     B = 8'hFF;
 35
 36
                end
                 else if(col >= 10'd320 && col <= 10'd399) begin
 37
                     R = 8'hFF;
 38
                     G = 8'h00;
 39
                     B = 8'h00;
 40
 41
                 end
 42
                 else if(col >= 10'd400 && col <= 10'd479) begin
 43
                     R = 8'hFF;
                     G = 8'h00;
 44
 45
                     B = 8'hFF;
 46
                 end
 47
                else if(col >= 10'd480 && col <= 10'd559) begin
 48
                     R = 8'hFF;
                     G = 8'hFF;
 49
                     B = 8'h00;
 50
 51
                end
 52
                 else if(col >= 10'd560 && col <= 10'd639) begin
 53
                     R = 8'hFF;
                     G = 8'hFF;
 54
                     B = 8'hFF;
 55
 56
                 end
 57
          else begin
Line contains tabs (each tab replaced by 2 spaces in this print)
            R = 8'h00;
 58
Line contains tabs (each tab replaced by 2 spaces in this print)
 59
            G = 8'hFF;
Line contains tabs (each tab replaced by 2 spaces in this print)
            B = 8'h00;
 60
Line contains tabs (each tab replaced by 2 spaces in this print)
 61
            end
Line contains tabs (each tab replaced by 2 spaces in this print)
Line contains tabs (each tab replaced by 2 spaces in this print)
 63
        end
```

```
Filename: chipInterface.sv
```

```
64 endmodule
 65
 66
 67 // represents our color output for our Pong game
 68 module pong_colorOutput
        input logic [9:0] col,
        input logic [8:0] row,
 70
 71
        input logic validPaddleLeft,
 72
        input logic validPaddleRight,
 73
        input logic validBall,
        input logic right_scored,
input logic left_scored,
 74
 75
 76
        output logic [7:0] R,G,B
 77
 78
        always_comb begin
 79
             if (validPaddleLeft) begin
 80
                  // represents the left paddle
 81
                 R = 8'd0;
 82
                 G = 8'd255;
 83
                  B = 8'd0;
 84
             end
           else if (validPaddleRight) begin
 85
Line contains tabs (each tab replaced by 2 spaces in this print)
                  // represents the left paddle
 86
 87
                 R = 8'd0;
 88
                 G = 8'd255;
                  B = 8'd100;
 89
 90
             end
 91
             else if (validBall) begin
                  // represents the left paddle
 92
                  R = 8'd255;
 93
                 G = 8'd255
 94
 95
                  B = 8'd255;
 96
             end
 97
             else if (right_scored) begin
 98
                 R = 8'd200;
 99
                 G = 8'd200;
                  B = 8'd100;
100
101
             end
             else if (left_scored) begin
102
                 R = 8'd100;
103
                 G = 8'd0;
104
                 B = 8'd0;
105
106
             end
107
             else begin
108
                 R = 8'd0;
                 G = 8'd0;
109
                 B = 8'd0;
110
111
        end
112
         end
113 endmodule: pong_colorOutput
114
115
116 //
        ChipInterface for our VGA and pong module
117 module chipinterface
118
         (input logic CLOCK_50,
        input logic [3:0] KEY,
input logic [17:0] SW,
output logic [6:0] HEX0, HEX1, HEX2, HEX3,
119
120
121
        HEX4, HEX5, HEX6, HEX7, output logic [7:0] VGA_R, VGA_G, VGA_B,
122
123
        output logic VGA_BLANK_N, VGA_CLK, VGA_SYNC_N,
124
125
        output logic VGA_VS, VGA_HS);
126
127
        logic [8:0] row;
128
        logic [9:0] col;
        logic BLANKO;
129
130
        assign VGA_BLANK_N = ~BLANK0;
131
      logic reset, serve;
Line contains tabs (each tab replaced by 2 spaces in this print)
      assign reset = ~KEY[0];
Line contains tabs (each tab replaced by 2 spaces in this print)
```

```
Filename: chipInterface.sv
                                                                                   Page #: 3
133
        assign serve = ~KEY[3];
134
135
         // outputs of the paddles
136
         ĺogic validPaddleLeft;
137
         logic validPaddleRight;
138
         // outputs of the ball
139
140
        logic validBall;
141
142
         // booleans to represent score by either side
143
         logic right_scored, left_scored;
144
145
                v1(.CLOCK_50(CLOCK_50), .reset(reset), .HS(VGA_HS), .VS(VGA_VS),
        vga
146
                                         .blank(BLANKO), .row(row), .col(col));
147
        // Lab 4 week 1:
148
        // VGA_colorOutput f2(.col(col),.row(row),.R(VGA_R),.G(VGA_G),.B(VGA_B));
149
150
        pong_colorOutput f3(.col(col), .row(row), .validPaddleLeft(validPaddleLeft),
151
                           .validPaddleRight(validPaddleRight), .validBall(validBall),
152
                           153
154
155
156
        assign VGA_SYNC_N = 1'b0;
157
158
        assign VGA_CLK = ~CLOCK_50;
159
160
         logic [8:0] leftPaddleRow;
        logic [8:0] rightPaddleRow;
161
162
        logic [3:0] right_score, left_score; // right and left paddle scores
163
164
165
166
        167
168
169
                  .left_paddle_row(leftPaddleRow));
170
         \label{eq:col_solution} right\_paddle \ \ rp(.row(row)\,, \ .col(col)\,, \ .do\_move(SW[1])\,, \ .direction(SW[0])
171
                  .CLOCK_50(CLOCK_50), .reset(reset), .valid_paddle(validPaddleRight),
172
                  .right_paddle_row(rightPaddleRow));
173
174
175
176
        ball b1(.row(row), .col(col), .clock(CLOCK_50), .reset(reset),
177
                      .serve(serve),
                      .paddle_left_row(leftPaddleRow),
178
179
                      .paddle_right_row(rightPaddleRow);
180
                      .valid_ball(validBall),.right_scored(right_scored),
181
                      .left_scored(left_scored),
                      .right_score(right_score),
182
183
                      .left_score(left_score));
184
185
186
         BCDtoSevenSegment chex0(.bcd_digit(right_score), .segment(HEX0));
187
        BCDtoSevenSegment chex7(.bcd_digit(left_score), .segment(HEX7));
188
        BCDtoSevenSegment chex1(.bcd_digit(4'd0), .segment(HEX1));
BCDtoSevenSegment chex2(.bcd_digit(4'd0), .segment(HEX2));
BCDtoSevenSegment chex3(.bcd_digit(4'd0), .segment(HEX3));
BCDtoSevenSegment chex4(.bcd_digit(4'd0), .segment(HEX4));
BCDtoSevenSegment chex5(.bcd_digit(4'd0), .segment(HEX4));
189
190
191
192
193
194
        BCDtoSevenSegment chex6(.bcd_digit(4'd0), .segment(HEX6));
195
196
197 endmodule: chipinterface
198
199
```

```
Filename: chipInterface.sv
204
205 // This module converts a 4-bit BCD number to a 7-segment bit output.
206 module BCDtoSevenSegment
207 (
208
          input logic [3:0] bcd_digit,
209
          output logic [6:0] segment
210);
211
212 always_comb begin
          case (bcd_digit)
4'd0: segment = 7'b111_1111;
4'd1: segment = 7'b111_1001;
4'd2: segment = 7'b010_0100;
4'd3: segment = 7'b011_0000;
213
214
215
216
217
               4'd4: segment = 7'b001_1001;
4'd5: segment = 7'b001_0010;
218
219
               4'd6: segment = 7'b000_0010;
220
               4'd7: segment = 7'b111_1000;
221
               4'd8: segment = 7'b000_0000;
4'd9: segment = 7'b001_0000;
222
223
224
                default: segment = 7'b111_1111;
225
          endcase
226 end
227
228 endmodule: BCDtoSevenSegment
229
230
231
```

Page #: 4

```
Lab Code [10 points]
Filename: library.sv
AndrewID: kakinci
  1 `default_nettype none
  3
    // range check module
  5 module RangeCheck
  6
         #(parameter WIDTH = 6)
  7
         (input logic [WIDTH-1:0] val,
         input logic [WIDTH-1:0] low,
input logic [WIDTH-1:0] high,
  8
  9
 10
         output logic is_between );
 11
         assign is_between = (val >= low) && (val <= high);</pre>
 12
 13 endmodule: RangeCheck
 14
 15
 16
 17
 18 // Typical offset check module
 19 module OffsetCheck
 20 #(parameter WIDTH = 6)
 21 (input logic [WIDTH-1:0] delta,
 22 input logic [WIDTH-1:0] low,
 23 input logic [WIDTH-1:0] val,
 24 output logic is_between);
 25
         assign is_between = (val >= low) && (val <= low+delta);</pre>
 26
 27 endmodule
 28
 29
 30
 31 // represents our module for counting the score
 32 module Score_Counter
 33
       #(parameter WIDTH=8)
 34
       (input logic [WIDTH-1:0] D,
 35
       input logic
                                    en, clear, load, clock, up,
 36
       output logic [WIDTH-1:0] Q);
 37
       always_ff @(posedge clock)
 38
 39
        if (clear)
         Q <= {WIDTH {1'b0}};
else if (load)</pre>
 40
 41
 42
           Q \leq D;
 43
         else if (en)
 44
           if (up)
             Q \le Q + 1'b1;
 45
           else
 46
 47
             Q \le Q;
 48
 49 endmodule : Score_Counter
 50
 51 // A binary up-down counter.
 52 // Clear has priority over Load, which has priority over Enable
 53 module Counter
       #(parameter WIDTH=8)
 54
       (input logic [WIDTH-1:0] D,
 55
 56
               logic
                                    en, clear, load, clock, up,
       input
       output logic [WIDTH-1:0] Q);
 57
 58
 59
      always_ff @(posedge clock)
 60
         if (clear)
           Q <= {WIDTH {1'b0}};</pre>
 61
         else if (load)
 62
 63
           Q \leq D;
         else if (en)
 64
 65
           if (up)
 66
             Q \le Q + 1'b1;
 67
           else
             Q <= Q - 1'b1;
 68
 69
```

```
Filename: library.sv Page #: 2
```

```
70 endmodule : Counter
 72 // A binary up-down counter.
 73 // Clear has priority over Load, which has priority over Enable
 74 module Counter_Row
 75
      #(parameter WIDTH=8)
 76
      (input logic [WIDTH-1:0] D,
 77
       input logic
                                 en, clear, load, clock, up,
       output logic [WIDTH-1:0] Q);
 78
 79
 80
      always_ff @(posedge clock)
 81
           (clear)
        Q <= {WIDTH {1'b0}};
else if (load)</pre>
 82
 83
 84
          Q \leq D;
        else if (en)
 85
 86
          if (up)
 87
            Q \le Q + 1'b1;
          else
 88
            Q \le Q - 1'b1;
 89
 90
 91 endmodule : Counter_Row
92
93
 94 // A binary up-down counter.
 95 // Clear has priority over Load, which has priority over Enable
 96 module Counter_Col
97
      #(parameter WIDTH=8)
      (input logic [WIDTH-1:0] D, input logic en
 98
 99
                                  en, clear, load, clock, up,
       output logic [WIDTH-1:0] Q);
100
101
102
      always_ff @(posedge clock)
103
        if (clear)
104
          Q <= {WIDTH {1'b0}};
        else if (load)
105
          Q \leftarrow D;
106
107
        else if (en)
          if (up)
108
109
            Q \le Q + 2'd2;
110
          else
111
            Q \le Q - 2'd2;
112
113 endmodule : Counter_Col
114
115 // A Magnitude Comparator does an unsigned comparison of two input values.
116 module MagComp
117
      #(parameter
                     WIDTH = 8
      AltB, AeqB, AgtB,
118
119
120
      assign AeqB = (A == B);
121
122
      assign AltB = (A < B);
123
      assign AgtB = (A > B);
124
125 endmodule: MagComp
126
127
128 // 2 to 1 multiplexer module
129 module Mux2to1
130
      #(parameter WIDTH = 8)
              logic [WIDTH-1:0] I0, I1,
131
      (input
132
       input logic
       output logic [WIDTH-1:0] Y);
133
134
135
      assign Y = (S) ? I1 : I0;
136
137 endmodule : Mux2to1
138
139
140 // Register module
```

```
Filename: library.sv Page #: 3
141 module Register
```

```
141 module Register
142  #(parameter WIDTH=8)
143  (input logic [WIDTH-1:0] D,
144  input logic  en, clear, clock,
145  output logic [WIDTH-1:0] Q);
146
147  always_ff @(posedge clock)
148  if (en)
149   Q <= D;
150  else if (clear)
151  Q <= '0;
152
153 endmodule : Register
154
155</pre>
```

```
Lab Code [10 points]
Filename: library_tests.sv
AndrewID: kakinci
  1 `default_nettype none
  3
   // module RangeCheck_test #(parameter WIDTH = 8)();
  8
  9 //
            logic [WIDTH-1:0] low;
 10 //
            logic
                  [WIDTH-1:0] high;
            logic [WIDTH-1:0] val;
 11 //
            logic is_between;
 12 //
            RangeCheck #(WIDTH) rc (.*);
 13 //
 14 //
            initial begin
                $monitor($time,, "low= %d, high = %d, val= %d, in_between = %d", l...
 15 //
Line length of 81 (max is 80)
                                                            high, val, is_between);
 16 //
 17 //
                    low = 0;
 18 //
19 //
                    high = 2;
                    val = 3;
 20 //
                #10 low= 0;
 21 //
                 high = 4;
 22 //
                #10 low = 123;
 23 //
                     high = 0;
                     va\bar{l} = 12;
 24 //
 25 //
                #10 low = 12;
                    high = 20;
 26 //
 27 //
                    val = 1;
 28
 29
 30 //
                #10 $finish;
 31 //
            end
 32 // endmodule: RangeCheck_test
 33
 34
 35
 36
 37
 38 module OffsetCheck_test #(parameter WIDTH = 8)();
        logic [WIDTH-1:0] low;
 39
 40
        logic [WIDTH-1:0] delta;
 41
        logic [WIDTH-1:0] val;
 42
        logic is_between;
 43
        OffsetCheck #(WIDTH) rc (.*);
 44
        initial begin
 45
             $monitor($time,, "low= %d, delta = %d, val= %d, in_between = %d", low,
 46
                                                      delta, val, is_between);
 47
                 low = 0;
                 delta = 2;
 48
                 val = 3;
 49
 50
             #10 low= 0;
              delta = 4;
             #10 low = 123;
 52
 53
                  delta = 0;
 54
                  val = 12;
             #10 low = 12;
 55
 56
                 delta = 20;
 57
                 val = 1;
             #10 low = 12;
 58
                 delta = 2;
 59
 60
                 val = 13;
             #10 $finish;
 61
 62
        end
 63 endmodule: OffsetCheck_test
```

```
Lab Code [10 points]
Filename: pong.sv
AndrewID: kakinci
  1 `default_nettype none
 3
   // Module to handle the movement of our left paddle
 5 module left_paddle
        (input logic [8:0] row,
 6
 7
        input logic [9:0] col,
       input logic do_move, input logic direction, input logic CLOCK_50, input logic reset,
 8
 9
 10
 11
       output logic valid_paddle,
 12
       output logic [8:0] left_paddle_row);
 13
 14
 15
       logic valid_col, valid_row; // represents if row and col are valid
 16
       logic reachedtop, reachedbottom; // represents if row
            //has reached the top or bottom of the paddle
 17
       18
 19
 20
 21
        //whether row_high or row_high+5 or row_high-5 is chosen
 22
        logic [8:0] row_reset_value;
 23
       logic [8:0] row_direction; //out of mux2to1 whether we move up or down
 24
 25
       logic [8:0] row_high_plus5, row_high_minus5;
 26
 27
       logic register_enable, refresh;
 28
 29
       RangeCheck \#(10) inCol(.val(col), .low(10'd60), .high(10'd63),
 30
                                                            .is_between(valid_col));
       OffsetCheck #(9) inRow(.delta(9'd48), .low(row_high), .val(row)
 31
 32
                                                            .is_between(valid_row));
 33
       assign valid_paddle = valid_col & valid_row;
 34
 35
        // Check to see if the high row of our paddle has reached a bounday
 36
 37
       MagComp #(9) reach_top(.AltB(), .AeqB(reachedtop), .AgtB(), .A(row_high),
 38
       MagComp #(9) reach_bottom(.AltB(), .AeqB(), .AgtB(reachedbottom)
 39
40
                                                    .A(row_high), .B(9'd425));
       logic real_refresh = 0;
41
42
       assign refresh = (col == 10'd639) & (row == 9'd479)
43
        assign register_enable = do_move & (refresh); // enables every refresh and
44
                                                     / when the player is moving
       Register #(9) high_row_value(.D(row_reset_value), .en(register_enable),
45
46
                                        .clear(1'd0), .clock(CLOCK_50),
 47
                                                        .Q(row_high));
48
49
       assign row_high_plus5 = row_high + 5;
 50
       assign row_high_minus5 = row_high - 5;
 51
 52
 53
       Mux2to1 #(9) choose_too_big (.IO(row_high_plus5), .II(row_high),
 54
                                                    .S(reachedbottom)
 55
                                                            .Y(row_high_add));
 56
       Mux2to1 #(9) choose_too_small (.IO(row_high_minus5), .I1(row_high),
                                                .Š(reachedtop),.Y(row_high_sub));
 57
       58
 59
 60
       Mux2to1 #(9) choose_reset (.IO(row_direction), .II(9'd192),
 61
                                                .S(reset),.Y(row_reset_value));
 62
 63
       assign left_paddle_row = row_high;
 64
 65 endmodule: left_paddle
 66
 68 // module to handle the movement of our right paddle
69 module right_paddle
```

```
Filename: pong.sv
                                                                                      Page #: 2
         (input logic [8:0] row,
input logic [9:0] col,
 71
 72
         input logic do_move,
         input logic direction,
 73
         input logic CLOCK_50,
 74
 75
         input logic reset,
 76
         output logic valid_paddle,
 77
         output logic [8:0] right_paddle_row);
 78
 79
         logic valid_col, valid_row; // represents if row and col are valid
         logic reachedtop, reachedbottom; // represents if row
    //has reached the top or bottom of the paddle
logic [8:0] row_high; // represents where the current
logic [8:0] row_high_add, row_high_sub; // represents the output of the
 80
 81
 82
 83
 84
                                                                         // two mux2to1's
         //whether row_high or row_high+5 or row_high-5 is chosen
 85
 86
         logic [8:0] row_reset_value;
         logic [8:0] row_direction; //out of mux2to1 whether we move up or down
 87
 88
 89
         logic [8:0] row_high_plus5, row_high_minus5;
 90
         logic register_enable, refresh;
 91
 92
 93
         RangeCheck \#(10) inCol(.val(col), .low(10'd577), .high(10'd580)
                                                                     .is_between(valid_col));
 94
         OffsetCheck #(9) inRow(.delta(9'd48), .low(row_high), .val(row),
 95
 96
                                                                     .is_between(valid_row));
 97
         assign valid_paddle = valid_col & valid_row;
 98
 99
100
         // Check to see if the high row of our paddle has reached a bounday
101
         MagComp #(9) reach_top(.AltB(), .AeqB(reachedtop), .AgtB(), .A(row_high),
                                                                              B(9'd0));
102
103
         MagComp #(9) reach_bottom(.AltB(), .AeqB(), .AgtB(reachedbottom);
104
                                                            .A(row_high), .B(9'd432));
105
         assign refresh = (col == 10'd639) & (row == 9'd479);
106
         assign register_enable = do_move & (refresh); // enables every refresh and
107
108
                                                            // when the player is moving
         Register #(9) high_row_value(.D(row_reset_value), .en(register_enable),
109
110
                                              .clear(1'd0), .clock(CLOCK_50)
111
                                                                              .Q(row_high));
112
113
         assign row_high_plus5 = row_high + 5;
114
         assign row_high_minus5 = row_high - 5;
115
116
117
         Mux2to1 #(9) choose_too_big (.IO(row_high_plus5), .II(row_high),
                                                           .S(reachedbottom)
118
119
                                                                     .Y(row_high_add));
120
         Mux2to1 #(9) choose_too_small (.IO(row_high_minus5), .II(row_high),
121
                                                       .Š(reachedťop),.Y(row_high_sub));
122
         Mux2to1 #(9) choose_direction (.IO(row_high_add), .II(row_high_sub),
                                                        .S(direction), .Y(row_direction));
123
         Mux2to1 #(9) choose_reset (.IO(row_direction), .II(9'd192),
124
125
                                                       .S(reset),.Y(row_reset_value));
126
         assign right_paddle_row = row_high;
127
128 endmodule: right_paddle
129
130
131 // Module that represents the movement of our ball
132
133 module ball
134
         (input logic [8:0] row,
135
         input logic [9:0] col,
         input logic clock,
input logic reset,
input logic serve,
input logic [8:0] paddle_left_row,
136
137
138
139
         input logic [8:0] paddle_right_row,
140
```

```
Filename: pong.sv
                                                                               Page #: 3
        output logic valid_ball,
output logic right_scored,
141
142
        output logic left_scored,
output logic [3:0] right_score,
output logic [3:0] left_score);
143
144
145
146
147
        logic [9:0] ball_col;
148
        logic [8:0] ball_row;
149
        logic in_ball_col, in_ball_row;
150
151
        logic hvelocity;
152
        logic vvelocity;
        logic enable;
153
154
155
        logic refresh, served;
156
157
158
        logic score_left, score_right;
159
        logic top, bottom; //true if the ball is on the top or bottom of screen
160
161
        logic dVV, dHV;
162
163
164
        // score for left and right module
165
        always_comb begin
166
            if (ball_col < 10'd5) begin
167
168
                 score_right = 1;
169
                 score_left = 0;
170
            end
171
            else if (ball_col > 10'd635) begin
172
                 score_left = 1;
                 score_right = 0;
173
174
            end
175
            else begin
                score_left = 0;
176
177
                 score_right = 0;
178
            end
179
        end
180
        181
182
183
                         .left_scored(left_scored));
184
185
186
        // final answer returns
187
        OffsetCheck #(10) ball_col_check (.low(ball_col),.delta(10'd4),.val(col),
188
              .is_between(in_ball_col));
189
        OffsetCheck #(9) ball_row_check (.low(ball_row),.delta(9'd4),.val(row),
190
              .is_between(in_ball_row))
        assign valid_ball = in_ball_col & in_ball_row;
191
192
193
        // Counters for score
194
        Score_Counter #(4) left_scoreC(.D(4'd0), .en(1'd1), .clear(1'd0)
195
196
             .load(reset), .clock(clock), .up(score_left), .Q(left_score));
        Score_Counter #(4) right_scoreC(.D(4'd0), .en(1'd1), .clear(1'd0)
197
198
              .load(reset), .clock(clock), .up(score_right), .Q(right_score));
199
200
        assign refresh = (col == 10'd639) & (row == 9'd479);
201
202
        // boundary checks
203
        MagComp #(9) compare_row_top (.A(ball_row),.B(9'd2),.AeqB(),.AgtB(),
204
205
                                                                   .AltB(top));
206
        MagComp #(9) compare_row_bottom (.A(ball_row),.B(9'd477),.AeqB()
207
                                                           .AgtB(bottom),.AltB());
208
209
        // // Left Paddle Hit
        logic left_paddle_hit, left1, left2;
210
211
        OffsetCheck #(9) compareRowLeft(.val(ball_row), .low(paddle_left_row),
```

```
Filename: pong.sv
                                                                                   Page #: 4
                                          .delta(9'd48),
212
                                                           .is_between(left1));
213
         RangeCheck \#(10) compareColLeft(.val(ball_col), .low(10'd60), .high(10'd63),
214
                                                              .is_between(left2));
215
        assign left_paddle_hit = left1 & left2;
216
217
218
219
220
         // // Right Paddle Hit
221
         logic right1, right2, right_paddle_hit;
        OffsetCheck #(9) compareRowRight(.val(ball_row), .low(paddle_right_row), .delta(9'd48), .is_between(right1));
RangeCheck #(10) compareColRight(.val(ball_col), .low(10'd570), .high(10'...
222
223
224
Line length of 83 (max is 80)
225
                                        .is_between(right2));
226
        assign right_paddle_hit = right1 & right2;
227
228
         // Row and column of the ball
229
         logic load;
230
        assign enable = (refresh & served);
231
         assign load = reset | score_left | score_right;
        Counter_Row #(9) CounterRow(.D(9'd220), .en(enable), .clear(1'd0),
232
233
                                                              .load(load), .clock(clock),
                                    .up(~vvelocity), .Q(ball_row));
234
                                                                     .clear(1'd0),
235
        Counter_Col #(10) CounterCol(.D(10'd330), .en(enable),
236
                                                          .load(load), .clock(clock)
237
                                                       .up(~hvelocity), .Q(ball_col));
238
         // handles movement of horiztonal velocity
239
240
         logic nextdVV, nextdHV;
241
        always_comb begin
             nextdVV = 1;
242
243
             if (top) begin
244
                 nextdVV = 0;
245
             end
             else if (bottom) begin
246
247
                 nextdVV = 1;
248
             end
249
             else begin
                 nextdVV = vvelocity;
250
251
             end
252
        end
253
254
        // handles movement for horiztonal velocity
255
256
        always_comb begin
             nextdHV = \bar{1};
257
             if (right_paddle_hit) begin
258
259
                 nextdHV = 1;
260
             else if (left_paddle_hit) begin
261
262
                 nextdHV = 0;
263
             end
             else begin
264
265
                 nextdHV = hvelocity;
             end
266
267
        end
268
269
         // Registers for the velocity
270
        Register #(1) VerticalVelocity(.D(nextdVV), .en(enable), .clear(~served);
271
                                                            .clock(clock), .Q(vvelocity));
272
273
        logic result12, result13; // mid results for our horizontal velocity
274
        Mux2to1 #(1) function21(.I0(nextdHV), .I1(1'b0), .S(score_left),
275
276
                                                                            .Y(result12));
        Mux2to1 #(1) function23(.I0(result12), .I1(1'b1), .S(score_right),
277
278
                                                                             .Y(result13));
        Register #(1) HorizontalVelocity(.D(result13), .en(enable), .clear(0),
279
                                                         .clock(clock), Q(hvelocity));
280
```

```
Filename: pong.sv Page #: 5
```

```
282 endmodule: ball
283
284
285 // represents the finite state machine of our ball maovement
286 module ballFsm
287
        (input logic serve, reset, clock, score_left, score_right,
288
        output logic served, right_scored, left_scored);
289
290
        enum logic [1:0] {INIT, SERVED, RIGHT_SCORED, LEFT_SCORED} currState;
291
                                                                          nextState;
292
293
        always_comb begin
294
             case(currState)
295
                 // inital state
                 INIT: begin
296
297
                     if(serve)begin
298
                          served = 1'd1;
299
                          nextState = SERVED;
                          left_scored = 1'b0;
300
                          right_scored = 1'b0;
301
                     end else begin
served = 1'd0;
302
303
304
                          nextState = INIT;
                          left_scored = 1'b0;
305
306
                          right_scored = 1'b0;
307
                     end
308
                 end
309
                 // served state
                 SERVED: begin
310
311
                     served = 1'd1
                     nextState = SERVED;
312
313
                     if (score_right) begin
                          nextState = RIGHT_SCORED;
314
315
                          served = 1'b0;
316
                          right_scored = 1'b1;
317
                          left_scored = 1'b0;
318
                     end
319
                     else if (score_left) begin
320
                          nextState = LEFT_SCORED;
                          served = 1'b0;
321
322
                          left_scored = 1'b1;
323
                          right_scored = 1'b0;
324
                     end
325
                     else begin
326
                          nextState = SERVED;
                          served = 1'b1;
327
                          left_scored = 1'b0;
328
329
                          right_scored = 1'b0;
330
                     end
331
                 end
332
                  // right scored state
                 RIGHT_SCORED: begin
333
                     if (serve) begin
334
335
                          served = 1'd1;
                          nextState = SERVED;
336
337
                          left_scored = 1'b0;
338
                          right_scored = 1'b0;
                     end else begin
339
340
                          served = 1'd0;
                          nextState = RÍGHT_SCORED;
341
                          left_scored = 1'b\overline{0};
342
                          right_scored = 1'b1;
343
344
                     end
345
                 end
346
                 // left scored state
347
                 LEFT_SCORED: begin
348
                     if (serve) begin
349
                          served = 1'd1
                          nextState = SERVED;
350
                          left_scored = 1'b0;
351
                          right_scored = 1'b0;
352
```

```
Filename: pong.sv
                          end else begin
   served = 1'd0;
   nextState = LEFT_SCORED;
   left_scored = 1'b1;
353
354
355
356
357
                                right_scored = 1'b0;
                           end
358
                     end
359
360
361
                endcase
362
           end
363
           always_ff @(posedge clock) begin
if (reset)
364
365
366
             currState <= INIT;</pre>
367
368
             currState <= nextState;</pre>
369
           end
370
372 endmodule
371
```

Page #: 6

```
Lab Code [10 points]
Filename: vga.sv
AndrewID: kakinci
  1 `default_nettype none
 3
   // Module that represents our VGA output row, col, HS, VS and blank
 5 module vga
 6
        (input logic CLOCK_50, reset,
       output logic HS, VS, blank,
 7
       output logic [8:0] row,
output logic [9:0] col);
 8
 9
 10
        logic [19:0] T_VS; // Represents the period T for VS
 11
       logic [19:0] T_HS; // Represents the period T for HS
 12
 13
 14
       logic T_bp_VS, T_disp_VS, T_fp_VS; // different states for the VS
 15
       logic T_bp_HS, T_disp_HS, T_fp_HS;
 16
       logic clock_clear_HS, clock_clear_VS; // clears the HS and VS
 17
 18
 19
 20
       logic column_enable, column_load;
 21
       logic column_end, row_load;
 22
 23
 24
       logic row_enable;
 25
 26
 27
        // assign clock_row_
       28
 29
 30
 31
 32
 33
       Counter #(20) clock_counter_vs(.D(20'd0), .en(1'd1), .clear(reset)
34
                    .load(clock_clear_VS), .clock(CLOCK_50), .up(1'b1), .Q(T_VS));
 35
       assign column_enable = T_disp_HS & ~T_HS[0];
        assign column_load = col > 10'd640;
 36
 37
       Counter #(10) clock_counter_col(.D(10'd0), .en(column_enable)
            .clear(reset),.load(column_load), .clock(CLOCK_50), .up(1'b1), .Q(col));
 38
39
40
       assign row_load = (row > 9'd479);
41
42
        assign row_enable = column_load & T_disp_VS;
43
       Counter #(9) clock_counter_row(.D(9'd0), .en(row_enable), .clear(reset),
44
                            .load(row_load), .clock(CLOCK_50), .up(1'b1), .Q(row));
45
46
        //Offset Checkers for VS and HS States
 47
       OffsetCheck \#(20) BP_Checker_HS(.low(20'd192),.delta(20'd96),.val(T_HS)
48
49
                                                            is_between(T_bp_HS));
       OffsetCheck #(20) Display_Checker_HS(.low(20'd288),.delta(20'd1280)
 50
 51
                                                .val(T_HS), .is_between(T_disp_HS));
 52
       OffsetCheck \#(20) FP_Checker_HS(.low(20'd1569),.delta(20'd32),
 53
                                               .val(T_HS), .is_between(T_fp_HS));
54
 55
       OffsetCheck #(20) BP_Checker_VS(.low(20'd3200), .delta(20'd46400), .val(T_VS), .is_between(T_bp_VS));
 56
 57
       58
59
60
       OffsetCheck #(20) FP_Checker_VS(.low(20'd817601), .delta(20'd16000)
                                                .val(T_VS), .is_between(T_fp_VS));
 61
62
63
       assign blank = ~(T_disp_VS & T_disp_HS);
 64
 65
        // Outputs for VS and HS
 66
       MagComp #(32) HSOutput_MagComp (.AltB(), .AeqB(), .AgtB(HS), .A(T_HS)
 67
                                                                    .B(32'd192));
       MagComp #(32) VSOutput_MagComp (.AltB(), .AeqB(), .AgtB(VS), .A(T_VS);
 68
                                                                   .B(32^{-}d3200));
 69
```

```
Lab Code [10 points]
Filename: vga_test.sv
AndrewID: kakinci
  1 `default_nettype none
  2
3
4
  5
  6
  7
     module VGACheck_test ();
          logic CLOCK_50, reset;
logic HS, VS, blank;
logic [8:0] row;
logic [9:0] col;
  9
 10
 11
 12
 13
          vga test (.*);
 14
          initial begin
 15
                CLOCK_{50} = 0;
                forever \#5 CLOCK_50 = ~CLOCK_50;
 16
 17
 18
          end
 19
 20
          initial begin
 21
                $monitor($time,, "Time= %d, reset = %d, HS= %d, VS = %d, blank = %d, \
row = %d, col = %d",
 22
 23
                CLOCK_50, reset, HS, VS, blank, row, col);
 24
 25
                reset = 0;
 26
               @(posedge CLOCK_50)
reset = 1;
@(posedge CLOCK_50)
reset = 0;
 27
 28
 29
 30
 31
                @(posedge CLOCK_50)
 32
 33
                #20000000 $finish;
 34
          end
 35 endmodule: VGACheck_test
 36
```