```
Lab Code [15 points]
Filename: Lab3_abstract_and_explicit.sv
AndrewID: jtbell
  1 // Testbench and code for MyExplicitFSM and original MYAbstractFSM
  3
    module dFlipFlop(
         output logic q,
  5
  6
         input logic d, clock, reset);
  7
  8
         always_ff @(posedge clock)
  9
           if (reset == 1'b1)
 10
             q \le 0;
           else
 11
             q <= d:
 12
 13 endmodule: dFlipFlop
 14
 15 module myAbstractFSM (
 16
      output logic [3:0] cMove,
 17
      output logic win,
      input logic [3:0] hMove
 18
 19
      input logic clock, reset);
 20
 21
      // S0-S5 are the different states for the FSM in binary states 0000 - 0101
 22
      enum logic [2:0] {S0, S1, S2,S3,S4,S5} currState, nextState;
      always_comb begin
 23
 24
         case (currState)
 25
           S0: begin
 26
             if(hMove == 4'h9)
 27
                  nextState = S1;
 28
             else
 29
               nextState=S0;
 30
         end
 31
           S1: begin
 32
             if (hMove == 4'h4)
 33
                  nextState = S2;
 34
             else if(hMove == 4'h1|hMove==4'h2|
 35
                      hMove==4'h3|hMove==4'h7|hMove==4'h8| begin
 36
                  nextState = S3;
 37
                  end
 38
             else
 39
                  nextState = S1;
 40
         end
           S2: begin
 41
 42
             if (hMove==4'h7|hMove == 4'h3|hMove == 4'h1)
 43
                  nextState = S4;
             else if (hMove==4'h8)
 44
 45
                 nextState = S5;
 46
             else
 47
                  nextState = S2;
 48
         end
         S3: begin
 49
           nextŠtate = S3;
 50
 51
         end
 52
         S4: begin
 53
           nextState = S4;
 54
         end
 55
         S5: begin
 56
           nextState = S5;
 57
         default: begin
 58
           nextState = S0;
 59
 60
         end
 61
      endcase
 62 end
 63 // Output logic defined here. You are basically transcribing
 64 // the output column of the state transition table into a
65 // SystemVerilog case statement.
66 // Remember, if this is a Moore machine, this logic should only
67 // depend on the current state. Mealy also involves inputs.
 68 always_comb begin
      cMove = 4'b0000; win = 1'b0;
```

```
Filename: Lab3_abstract_and_explicit.sv
                                                                                      Page #: 2
 70
      unique case (currState)
 71
         S0: cMove = 4'b0101;
 72
         S1: begin
 73
               \overline{win} = 1'b0;
 74
                cMove = 4'b0110;
 75
             end
 76
         S2: begin
 77
               win = 1'b0;
                cMove = 4'b0010;
 78
 79
             end
 80
         S3: begin
                win = 1'b1;
 81
                cMove = 4'\dot{b}0100;
 82
 83
             end
         S4: begin
 84
 85
               win = 1'b1;
 86
                cMove = 4'b1000;
 87
             end
         S5: begin
 88
 89
               win = 1'b1;
 90
                cMove = 4'b0111;
 91
             end
 92
         // one case for each state in your FSM
 93
 94
 95
         // no default statement needed, due to unique case
 96
      endcase
 97 end
 98 // Synchronous state update described here as an always_ff block.
 99 // In essence, these are your flip flops that will hold the state .00 // This doesn't do anything interesting except to capture the new
100 //
101 // state value on each clock edge. Also, synchronous reset.
102 always_ff @(posedge clock)
103
       if (reset)
104
         currState <= S0; // or whatever the reset state is</pre>
105
106
         currState <= nextState;</pre>
107 endmodule: myAbstractFSM
108
109 module myExplicitFSM(
      output logic [3:0] cMove,
output logic win,
110
111
      output logic q0, q1, q2, // connect to FF outputs(add more if needed)
112
      input logic [3:0] hmove,
113
      input logic clock, reset);
114
115
116
      logic d0, d1, d2; // connect to FF inputs (add more if needed)
      // Example instantiation of D-flip-flop.
// Add more as necessary.
117
118
      119
120
121
122
123
       // next state (d0, etc) based upon input hMove and the
124
       // current state (q0, q1, etc).
125
       // Setting a NOt valid state
126
127
       assign isnotvalid = ~hmove[3] & ~hmove[2] & ~hmove[1] & ~hmove[0] | //0
                           ~hmove[3] & hmove[2] & ~hmove[1] & hmove[0] |//5 ~hmove[3] & hmove[2] & hmove[1] & ~hmove[0] |//6 hmove[3] & ~hmove[2] & ~hmove[1] & hmove[0] |//9 |
128
129
130
                           hmove[3] & ~hmove[2] & hmove[1] & ~hmove[0] //10
131
132
                           hmove[3] & ~hmove[2] & hmove[1] & hmove[0] | //11
                           hmove[3] & hmove[2]; //12-15
133
134
135 // giving all the hmoves a number so it is easier to type later
```

assign one= ~hmove[3] & ~hmove[2] & ~hmove[1] & hmove[0];//1
assign two = ~hmove[3] & ~hmove[2] & hmove[1] & ~hmove[0];//2

assign three= ~hmove[3] & ~hmove[2] & hmove[1] & hmove[0];//3 assign four= ~hmove[3] & hmove[2] & ~hmove[1] & ~hmove[0];//4 assign five= ~hmove[3] & hmove[2] & ~hmove[1] & hmove[0];//5

136 137

138 139 140

```
Filename: Lab3_abstract_and_explicit.sv
                                                                                                   Page #: 3
        assign six= \simhmove[3] & hmove[2] & hmove[1] & \simhmove[0];//6 assign seven = \simhmove[3] & hmove[2] & hmove[1] & hmove[0];//7 assign eight = hmove[3] & \simhmove[2] & \simhmove[1] & \simhmove[0];//8 assign nine= hmove[3] & \simhmove[2] & \simhmove[1] & hmove[0];//9
141
142
143
144
145
146
        // Transitions to different states
        assign s0tos1 = ~q1&~q2&~q0 & (nine); // 6
147
148
        assign s1tos2= ~q1&~q2&q0 & (four); // 2
149
        assign s1tos3= ~q1&~q2&q0 & ~isnotvalid & ~(four); //4
        assign s2tos5= ~q2&q1&~q0 & eight ; //
150
151
        assign state2to4 = \simq2&q1&\simq0 & (one | three | seven);//8
152
153
      // Reset states where it resets within itself
154
        assign s1tos1 = ~q2 & ~q1 & q0 & isnotvalid;
155
        assign s2tos2 = ~q2&q1&~q0 & (isnotvalid | four) ;
156
        assign s3tos3 = \simq2&q1&q0;
157
        assign state4to4 = q2&~q1&~q0;
158
        assign state5to5 = q2&~q1&q0;
159
160 // assigning the next states
        assign d0= s0tos1|s1tos3|s2tos5|state5to5|s3tos3|s1tos1;
assign d1= s1tos2|s3tos3|s1tos3|s2tos2;
161
162
163
        assign d2= state4to4|state5to5|s2tos5|state2to4;
164
165 // computer moves based on the states/ inputs
166
        assign cMove[0] = ~q0\&~q1\&~q2 | q0\&~q1\&q2; //0 and 5
        assign cMove[1] = q0&~q1&q2 | q0&~q1&~q2 | ~q0&q1&~q2; //,5,2,1 assign cMove[2] = q0&~q1&~q2 | q0&q1&~q2 | ~q1&~q2&~q0 | q0&~q1&q2; //0,3,5,1,
167
168
        assign cMove[3] = q2\&~q1\&~q0;
169
170
        assign win = (q2 \& \neg q1 \& \neg q0) | (q2 \& \neg q1 \& q0) | (\neg q2 \& q1 \& q0); // 4,5,3
171
172
        // Your output logic goes here: combinational logic that
173
        // drives cMove and win based upon
        // current state (q0, etc) and hMove.
175 endmodule: myExplicitFSM
176
177 // /// Explicit and abstract FSM Test Bench Tests Everything*(transitions)
178
179 // update begining to this for Abstract FSM TEstbench
180 //
181 //
         logic [3:0] cMove;
            logic win;
182 //
183 //
            logic q2, q1, q0;
logic [3:0] hMove;
184 //
            logic clock, reset;
185
186 //
           myAbstractFSM f1(.*);
187
188 //
            initial begin
189 //
              clock = \bar{0};
190 //
               forever #5 clock = ~clock;
191 //
            end
            initial begin
192 //
               $monitor($time,, "currState=%s, cMove=%d, hMove=%d, win=%b",
193 //
                            f1.currState.name, cMove, hMove, win);
194 //
195 //
            // initialize values
196 //
            hMove <= 4'h4; reset <= 1'b1;
197
197
198 // Explicit FSM Test Bench
199 // // module myFSM_test();
200 // // logic [3:0] cMove;
201 // // logic win;
202 // // logic q2, q1, q0;
203 // // logic [3:0] hmove;
204 // // logic clock reset
204 // //
                logic clock, reset;
205
                myExplicitFSM f1(.*);
206 // //
207
208 // //
209 // //
210 // //
                initial begin
                   clock = 0;
                   forever #5 clock = ~clock;
211 // //
                end
```

```
Filename: Lab3_abstract_and_explicit.sv
```

```
212 // //
213 // //
214 // //
215 // //
216 // //
                initial begin
                   $monitor($time,, "state=%d, cMove=%d, hMove=%d, win=%b",
                 {q2, q1, q0}, cMove, hmove, win);
// initialize values
                hmove <= 4'h4; reset <= 1'b1;
217 // //
                // reset the FSM
218
219 // //
                // win 9,4,7
219 // //

220 // //

221 // //

222 // //

223 // //

224 // //

225 // //

226 // //
                @(posedge clock); // wait for a positive clock edge
                @(posedge clock); // one edge is enough, but what the heck
                @(posedge clock);
                @(posedge clock); // begin cycle 0
reset <= 1'b0; // release the reset</pre>
                 // start an example sequence -- not meaningful for the lab
                hmove <= 4'h4; // these changes are after the clock edge
227 // //
                                    // which means the state change happens
228 // //
                                    // AFTER the next clock edge
228 // //
229 // //
230 // //
231 // //
232 // //
233 // //
234 // //
235 // //
236 // //
                @(posedge clock); // begin cycle 1
                hmove <= 9'h9;
                @(posedge clock); // begin cycle 2
                hmove <= 4'h4;
                @(posedge clock)
                hmove <= 7'h7;
                 // could check FSM outputs like so. Be careful about timing
                @(posedge clock);
237
238 // // win 9,1
239 // // reset <=
240 // // @(posedg
241 // // @(posedg
242 // // @(posedg
                reset <= 1'b1;
                @(posedge clock); // wait for a positive clock edge
                @(posedge clock); // one edge is enough, but what the heck @(posedge clock);
243
244 // //
245 // //
                @(posedge clock); // begin cycle 0
reset <= 1'b0; // release the reset</pre>
246 // //
                 // start an example sequence -- not meaningful for the lab
247 // //
                hmove <= 4'h4; // these changes are after the clock edge
248 // //
                                    // which means the state change happens
249 // //
                                    // AFTER the next clock edge
250 // //
250 // //
251 // //
252 // //
253 // //
254 // //
                @(posedge clock); // begin cycle 1
                hmove <= 4'h9;
                @(posedge clock); // begin cycle 2
                hmove <= 4'h1;
                 // could check FSM outputs like so. Be careful about timing
255 // //
                @(posedge clock);
256
257 // // stops working here
258 // // //Win 9,4,8
259 // //
260 // //
261 // //
262 // //
263 // //
                reset <= 1'b1;
                @(posedge clock); // wait for a positive clock edge @(posedge clock); // one edge is enough, but what the heck
                @(posedge clock);
                @(posedge clock); // begin cycle 0 reset <= 1'b0; // release the reset
264 // //
265 // //
                 // start an example sequence -- not meaningful for the lab
266 // //
                hmove <= 4'h4; // these changes are after the clock edge
267 // //
                                    // which means the state change happens
268 // //
269 // //
270 // //
271 // //
272 // //
273 // //
                                      / AFTER the next clock edge
                @(posedge clock); // begin cycle 1
                hmove <= 4'h9;
                @(posedge clock); // begin cycle 2
                hmove <= 4'h4;
                @(posedge clock); // begin cycle 2
274 // //
275 // //
                hmove <= 4'h8;
                 // could check FSM outputs like so. Be careful about timing
276 // //
                @(posedge clock);
277
278 // // //win 9,4,1
279 // // reset<=1'
280 // // @(posedge
281 // // @(posedge
                reset<=1'b1;
                @(posedge clock); // wait for a positive clock edge @(posedge clock); // one edge is enough, but what the heck
282 // //
                @(posedge clock);
```

```
283 // //
284 // //
285 // //
286 // //
287 // //
288 // //
                 @(posedge clock); // begin cycle 0
reset <= 1'b0; // release the reset</pre>
                 // start an example sequence -- not meaningful for the lab
                 hmove <= 4'h4; // these changes are after the clock edge
                                     // which means the state change happens
                                       / AFTER the next clock edge
                 @(posedge clock); // begin cycle 1
290 // //
                 hmove <= 4'h9;
290 // //
291 // //
292 // //
293 // //
294 // //
295 // //
                 @(posedge clock); // begin cycle 2
                 hmove <= 4'h4;
                 @(posedge clock); // begin cycle 2
                 hmove <= 4'h1;
                 // could check FSM outputs like so. Be careful about timing
                 @(posedge clock);
297
298 // // //Win 9,4,2
299 // // reset<=1'
                 reset<=1'b1;
299 // //
300 // //
301 // //
302 // //
303 // //
304 // //
305 // //
306 // //
308 // //
                 @(posedge clock); // wait for a positive clock edge
                 @(posedge clock); // one edge is enough, but what the heck
                 @(posedge clock);
                 @(posedge clock); // begin cycle 0 reset <= 1'b0; // release the reset
                 // start an example sequence -- not meaningful for the lab
                 hmove <= 4'h4; // these changes are after the clock edge
                                     // which means the state change happens
308 // //
                                      / AFTER the next clock edge
309 // //
310 // //
                 @(posedge clock); // begin cycle 1
                 hmove <= 4'h9;
310 // //
311 // //
312 // //
313 // //
314 // //
315 // //
                 @(posedge clock); // begin cycle 2
                 hmove <= 4'h4;
                 @(posedge clock); // begin cycle 2
                 hmove <= 4'h2;
                 // could check FSM outputs like so. Be careful about timing
                 @(posedge clock);
317
318
319 // // Win 9,4,3
320 // // reset<=1'b1
                 reset<=1'b1;
321 // //
322 // //
323 // //
324 // //
325 // //
                 @(posedge clock); // wait for a positive clock edge @(posedge clock); // one edge is enough, but what the heck
                 @(posedge clock);
                 @(posedge clock); // begin cycle 0 reset <= 1'b0; // release the reset
326 // //
                 // start an example sequence -- not meaningful for the lab
327 // //
328 // //
                 hmove <= 4'h4; // these changes are after the clock edge
                                     // which means the state change happens
329 // //
                                      / AFTER the next clock edge
330 // //
331 // //
332 // //
333 // //
334 // //
                 @(posedge clock); // begin cycle 1
                 hmove <= 4'h9;
                 @(posedge clock); // begin cycle 2
                 hmove <= 4'h4:
                 @(posedge clock); // begin cycle 2
335 // //
                 hmove <= 4'h3;
336 // //
                 // could check FSM outputs like so. Be careful about timing
                 @(posedge clock);
338
339 // // win 9,4,4 and stay in place
340 // // reset<=1'b1;
341 // // @(posedge clock); // wait for
342 // // @(posedge clock); // one edge
343 // // @(posedge clock);
344 // // reset <= 1'b0: // release the
                 @(posedge clock); // wait for a positive clock edge @(posedge clock); // one edge is enough, but what the heck
                 @(posedge clock); // begin cycle 0 reset <= 1'b0; // release the reset
345 // //
346 // //
                 // start an example sequence -- not meaningful for the lab
347 // //
                 hmove <= 4'h4; // these changes are after the clock edge
348 // //
349 // //
350 // //
351 // //
                                     // which means the state change happens
                                      / AFTER the next clock edge
                 @(posedge clock); // begin cycle 1
                 hmove <= 4'h9;
                 @(posedge clock); // begin cycle 2
353 // //
                 hmove <= 4'h4;
```

```
Filename: Lab3_abstract_and_explicit.sv
354 // //
355 // //
356 // //
357 // //
                @(posedge clock); // begin cycle 2
                hmove <= 4'h4;
                // could check FSM outputs like so. Be careful about timing
                @(posedge clock);
358
359
360 // // //Test 8 goes to Win value 9,4,5
361 // //
                reset<=1'b1;
361 // //
362 // //
363 // //
364 // //
365 // //
366 // //
367 // //
368 // //
                @(posedge clock); // wait for a positive clock edge
                @(posedge clock); // one edge is enough, but what the heck
                @(posedge clock);
                @(posedge clock); // begin cycle 0
reset <= 1'b0; // release the reset</pre>
                // start an example sequence -- not meaningful for the lab
                hmove <= 4'h4; // these changes are after the clock edge
369 // //
                                  // which means the state change happens
370 // //
                                   // AFTER the next clock edge
371 // //
                @(posedge clock); // begin cycle 1
371 // //
372 // //
373 // //
374 // //
375 // //
376 // //
377 // //
378 // //
                hmove <= 4'h9;
                @(posedge clock); // begin cycle 2
                hmove <= 4'h4;
                @(posedge clock); // begin cycle 2
                hmove <= 4'h5;
                // could check FSM outputs like so. Be careful about timing
                @(posedge clock);
379
380
380

381 // //

382 // //

383 // //

384 // //

385 // //

386 // //
                //Win 9,4,8
                reset <= 1'b1;
                @(posedge clock); // wait for a positive clock edge @(posedge clock); // one edge is enough, but what the heck
                @(posedge clock);
                @(posedge clock); // begin cycle 0
reset <= 1'b0; // release the reset</pre>
388 // //
                // start an example sequence -- not meaningful for the lab
389 // //
                hmove <= 4'h4; // these changes are after the clock edge
390 // //
                                  // which means the state change happens
391 // //
                                   // AFTER the next clock edge
392 // //
393 // //
394 // //
395 // //
396 // //
                @(posedge clock); // begin cycle 1
                hmove <= 4'h1;
                // could check FSM outputs like so. Be careful about timing
                @(posedge clock); // begin cycle 1
                hmove <= 4'h9;
397 // //
                @(posedge clock); // begin cycle 2
398 // //
399 // //
                hmove <= 4'h4;
                @(posedge clock); // begin cycle 3
400 // //
401 // //
402 // //
                hmove <= 4'h8;
                // could check FSM outputs like so. Be careful about timing
                @(posedge clock);
403
404 // // //9,4,8,5 stay in place
405 // // reset <= 1'b1;
406 // //
407 // //
408 // //
                @(posedge clock); // wait for a positive clock edge
                @(posedge clock); // one edge is enough, but what the heck
                @(posedge clock);
409
410 // //
411 // //
412 // //
413 // //
414 // //
415 // //
                @(posedge clock); // begin cycle 0
reset <= 1'b0; // release the reset</pre>
                // start an example sequence -- not meaningful for the lab
                hmove <= 4'h4; // these changes are after the clock edge
                                  // which means the state change happens
                                   // AFTER the next clock edge
416 // //
417 // //
                @(posedge clock); // begin cycle 1
                hmove <= 4'h1;
418 // //
                // could check FSM outputs like so. Be careful about timing
419 // //
420 // //
421 // //
422 // //
423 // //
                @(posedge clock); // begin cycle 1
```

hmove <= 4'h9;

hmove <= 4'h4;

hmove <= 4'h8;

424 // //

@(posedge clock); // begin cycle 2

@(posedge clock); // begin cycle 3

Page #: 6

```
Filename: Lab3_abstract_and_explicit.sv
425 // //
426 // //
427 // //
428 // //
               @(posedge clock); // begin cycle 4
               hmove <= 4'h5;
               // could check FSM outputs like so. Be careful about timing
               @(posedge clock);
429
430
431 // // //9,4,7,5 stay in place
432 // // reset <= 1'b1;
433 // //
434 // //
435 // //
               @(posedge clock); // wait for a positive clock edge @(posedge clock); // one edge is enough, but what the heck
               @(posedge clock);
436
437 // //
438 // //
439 // //
               @(posedge clock); // begin cycle 0
reset <= 1'b0; // release the reset</pre>
               // start an example sequence -- not meaningful for the lab
440 // //
               hmove <= 4'h4; // these changes are after the clock edge
441 // //
                                 // which means the state change happens
441 // //
442 // //
443 // //
444 // //
445 // //
446 // //
447 // //
448 // //
449 // //
                                   / AFTER the next clock edge
               @(posedge clock); // begin cycle 1
               hmove <= 4'h1;
               // could check FSM outputs like so. Be careful about timing
               @(posedge clock); // begin cycle 1
               hmove <= 4'h9;
               @(posedge clock); // begin cycle 2
               hmove <= 4'h4;
450 // //
               @(posedge clock); // begin cycle 3
451 // //
452 // //
453 // //
454 // //
               hmove <= 4'h7;
               @(posedge clock); // begin cycle 4
               hmove <= 4'h5;
               // could check FSM outputs like so. Be careful about timing
               @(posedge clock);
456
457
458 // //
459 // //
               // 9,4,7 Reset
               reset <= 1'b1;
460 // //
               @(posedge clock); // wait for a positive clock edge
461 // //
               @(posedge clock); // one edge is enough, but what the heck
462 // //
               @(posedge clock);
463 // //
464 // //
465 // //
466 // //
467 // //
               @(posedge clock); // begin cycle 0 reset <= 1'b0; // release the reset
               // start an example sequence -- not meaningful for the lab
               hmove <= 4'h4; // these changes are after the clock edge
                                 // which means the state change happens
468 // //
                                 // AFTER the next clock edge
469 // //
470 // //
               @(posedge clock); // begin cycle 1
               hmove <= 4'h1;
471 // //
               // could check FSM outputs like so. Be careful about timing
472 // //
473 // //
474 // //
475 // //
               @(posedge clock); // begin cycle 1
               hmove <= 4'h9;
               @(posedge clock); // begin cycle 2
               hmove <= 4'h4:
               @(posedge clock); // begin cycle 3
477 // //
               hmove <= 4'h7;
478 // //
               @(posedge clock); // begin cycle 4
479 // //
               hmove <= reset;</pre>
480 // //
               // could check FSM outputs like so. Be careful about timing
481 // //
               @(posedge clock);
482
483
484 // //
485 // //
               // 9,4 Reset
               reset <= 1'b1;
486 // //
               @(posedge clock); // wait for a positive clock edge
487 // //
488 // //
               @(posedge clock); // one edge is enough, but what the heck
               @(posedge clock);
               @(posedge clock); // begin cycle 0 reset <= 1'b0; // release the reset
489 // //
490 // //
491 // //
492 // //
493 // //
               // start an example sequence -- not meaningful for the lab
               hmove <= 4'h4; // these changes are after the clock edge
                                   which means the state change happens
                                 // AFTER the next clock edge
495 // //
               @(posedge clock); // begin cycle 1
```

Page #: 7

```
Filename: Lab3_abstract_and_explicit.sv
```

```
496 // //
497 // //
498 // //
499 // //
500 // //
501 // //
502 // //
                hmove <= 4'h9;
                @(posedge clock); // begin cycle 2
                hmove <= 4'h4;
                @(posedge clock); // begin cycle 4
                hmove <= reset;</pre>
                // could check FSM outputs like so. Be careful about timing
                @(posedge clock);
503
504 // //
505 // //
506 // //
507 // //
508 // //
                // 9,4,8 Reset reset <= 1'b1;
                @(posedge clock); // wait for a positive clock edge @(posedge clock); // one edge is enough, but what the heck
                @(posedge clock);
                @(posedge clock); // begin cycle 0 reset <= 1'b0; // release the reset
510 // //
511 // //
                // start an example sequence -- not meaningful for the lab
512 // //
                hmove <= 4'h4; // these changes are after the clock edge
512 // //

513 // //

514 // //

515 // //

516 // //

517 // //

518 // //

519 // //

520 // //
                                   // which means the state change happens
                                    / AFTER the next clock edge
                @(posedge clock); // begin cycle 1
                hmove <= 4'h9;
                @(posedge clock); // begin cycle 2
                hmove <= 4'h4;
                @(posedge clock);
                hmove < = 4 h8;
521 // //
                @(posedge clock); // begin cycle 4
522 // //
523 // //
524 // //
                hmove <= reset; // could check FSM outputs like so. Be careful about timing
                @(posedge clock);
525
526 // //
527 // //
528 // //
529 // //
                // 9,4,random reset
                reset <= 1'b1;
                @(posedge clock); // wait for a positive clock edge
                @(posedge clock); // one edge is enough, but what the heck
530 // //
                @(posedge clock);
                @(posedge clock); // begin cycle 0 reset <= 1'b0; // release the reset
531 // //
532 // //
533 // //
                // start an example sequence -- not meaningful for the lab
534 // //
535 // //
536 // //
537 // //
                hmove <= 4'h4; // these changes are after the clock edge
                                   // which means the state change happens
                                     AFTER the next clock edge
                @(posedge clock); // begin cycle 1
                hmove <= 4'h9;
539 // //
                @(posedge clock); // begin cycle 2
540 // //
541 // //
                hmove <= 4'h4;
                @(posedge clock);
                hmove<=4'h1;
542 // //
543 // //
544 // //
545 // //
546 // //
                @(posedge clock); // begin cycle 4
                hmove <= reset; // // could check FSM outputs like so. Be careful about timing
                @(posedge clock);
547
548 // //
549 // //
550 // //
                // 9,7 reset
                reset <= 1'b1;
                @(posedge clock); // wait for a positive clock edge
                @(posedge clock); // one edge is enough, but what the heck
551 // //
551 // //
552 // //
553 // //
554 // //
555 // //
556 // //
                @(posedge clock);
@(posedge clock); // begin cycle 0
reset <= 1'b0; // release the reset
                // start an example sequence -- not meaningful for the lab
                hmove <= 4'h4; // these changes are after the clock edge
                                  // which means the state change happens
558 // //
559 // //
                                   // AFTER the next clock edge
                // could check FSM outputs like so. Be careful about timing
560 // //
                @(posedge clock); // begin cycle 1
561 // //
562 // //
563 // //
564 // //
                hmove <= 4'h9;
                @(posedge clock); // begin cycle 2
                hmove <= 4'h7;
                @(posedge clock); // begin cycle 4
                hmove <= reset;
566 // //
                // could check FSM outputs like so. Be careful about timing
```

```
Filename: Lab3_abstract_and_explicit.sv
```

```
@(posedge clock);
567 // //
568
569 // //
570 // //
               // 9 reset
               reset <= 1'b1;
571 // //
               @(posedge clock); // wait for a positive clock edge
572 // //
573 // //
               @(posedge clock); // one edge is enough, but what the heck
               @(posedge clock);
               @(posedge clock); // begin cycle 0
574 // //
575 // //
576 // //
577 // //
578 // //
               reset <= 1'b0; // release the reset
               // start an example sequence -- not meaningful for the lab
               hmove <= 4'h4; // these changes are after the clock edge
                                 // which means the state change happens
                                   AFTER the next clock edge
580 // //
               // could check FSM outputs like so. Be careful about timing
581 // //
               @(posedge clock); // begin cycle 1
582 // //
               hmove <= 4'h9;
583 // //
               @(posedge clock); // begin cycle 4
584 // //
585 // //
586 // //
               hmove <= reset;</pre>
               // could check FSM outputs like so. Be careful about timing
               @(posedge clock);
587
588 // //
589 // //
590 // //
591 // //
               // 1 stay in place
               reset <= 1'b1;
               @(posedge clock); // wait for a positive clock edge @(posedge clock); // one edge is enough, but what the heck
592 // //
               @(posedge clock);
593 // //
594 // //
               @(posedge clock); // begin cycle 0 reset <= 1'b0; // release the reset
595 // //
596 // //
597 // //
598 // //
               // start an example sequence -- not meaningful for the lab
               hmove <= 4'h4; // these changes are after the clock edge // which means the state change happens
                                // AFTER the next clock edge
599
600 // //
601 // //
               @(posedge clock); // begin cycle 1
               hmove <= 4'h1;
602 // //
               @(posedge clock);
603
604
605 // //
606 // //
607 // //
608 // //
               //9,9 stayin place
reset <= 1'b1;</pre>
               @(posedge clock); // wait for a positive clock edge
               @(posedge clock); // one edge is enough, but what the heck
               @(posedge clock);
610 // //
              @(posedge clock); // begin cycle 0 reset <= 1'b0; // release the reset
611 // //
612 // //
               // start an example sequence -- not meaningful for the lab
613 // //
               hmove <= 4'h4; // these changes are after the clock edge
614 // //
614 // //
615 // //
616 // //
617 // //
                                 // which means the state change happens
                                // AFTER the next clock edge
               // could check FSM outputs like so. Be careful about timing
               @(posedge clock); // begin cycle 1
               hmove <= 4'h9;
619 // //
               @(posedge clock); // begin cycle 4
620 // //
               hmove <= 4'h9;
621 // //
               // could check FSM outputs like so. Be careful about timing
622 // //
               @(posedge clock);
623
624
625 // //
626 // //
627 // //
               //9,4,4 stayinplace
reset <= 1'b1;</pre>
               @(posedge clock); // wait for a positive clock edge
628 // //
               @(posedge clock); // one edge is enough, but what the heck
629 // //
               @(posedge clock);
630 // //
               @(posedge clock); // begin cycle 0 reset <= 1'b0; // release the reset
631 // //
632 // //
633 // //
634 // //
635 // //
               // start an example sequence -- not meaningful for the lab
               hmove <= 4'h4; // these changes are after the clock edge
                                 // which means the state change happens
                                // AFTER the next clock edge
               // could check FSM outputs like so. Be careful about timing
637 // //
               @(posedge clock); // begin cycle 1
```

688

```
638 // //
639 // //
640 // //
641 // //
642 // //
643 // //
                hmove <= 4'h9;
                @(posedge clock); // begin cycle 4
                hmove <= 4'h4;
                @(posedge clock); // begin cycle 4
                hmove <= 4'h4;
                // could check FSM outputs like so. Be careful about timing
                @(posedge clock);
645
646 // //
647 // //
648 // //
649 // //
650 // //
                //9,3,3 stayinplace
                resét´<= 1'b1;
                @(posedge clock); // wait for a positive clock edge @(posedge clock); // one edge is enough, but what the heck
                @(posedge clock);
                @(posedge clock); // begin cycle 0 reset <= 1'b0; // release the reset
652 // //
653 // //
                // start an example sequence -- not meaningful for the lab
654 // //
                hmove <= 4'h4; // these changes are after the clock edge
654 // //
655 // //
656 // //
657 // //
658 // //
659 // //
660 // //
661 // //
662 // //
                                   // which means the state change happens
                                   // AFTER the next clock edge
                // could check FSM outputs like so. Be careful about timing
                @(posedge clock); // begin cycle 1
                hmove <= 4'h9;
                @(posedge clock); // begin cycle 4
                hmove <= 4'h3;
                @(posedge clock); // begin cycle 4
663 // //
                hmove <= 4'h3;
664 // //
665 // //
                // could check FSM outputs like so. Be careful about timing
                @(posedge clock);
666
667 // //
668 // //
669 // //
670 // //
                //reset
                reset <= 1'b1;
                @(posedge clock); // wait for a positive clock edge @(posedge clock); // one edge is enough, but what the heck
                @(posedge clock);
672 // //
                @(posedge clock); // begin cycle 0
673 // //
                reset <= 1'b0; // release the reset
673 // //
674 // //
675 // //
676 // //
677 // //
678 // //
680 // //
                // start an example sequence -- not meaningful for the lab
                hmove <= 4'h4; // these changes are after the clock edge
                                   // which means the state change happens
// AFTER the next clock edge
                // could check FSM outputs like so. Be careful about timing
                @(posedge clock); // begin cycle 4
                hmove <= reset;
681 // //
                // could check FSM outputs like so. Be careful about timing
682 // //
                @(posedge clock);
683 // //
                #1 $finish;
684
685 // // end
686 // // endmodule: myFSM_test
687
```

```
Lab Code [15 points]
Filename: Lab3_task5.sv
AndrewID: jtbell
    `default_nettype none
  2 module dFlipFĺop(
      output logic q,
       input logic d, clock, reset);
  5
  6
      always_ff @(posedge clock)
  7
       if (reset == 1'b1)
  8
         q \le 0;
  9
      else
 10
         q \le d;
 11 endmodule: dFlipFlop
 12
 13 module myAbstractFSM (
 14
      output logic [3:0] cMove,
 15
      output logic [15:0] cHis, hHis,
 16
      output logic win,
 17
       input logic [3:0] hMove,
 18
      input logic clock, reset, nenter, new_game);
      //not state 4 and not used and we use default encoding enum logic [4:0] {S0, S1, S2, S3, S4, S5, S6, S7, S8, S9, S10, S11, S12, S13, S14, S15, S16, buff1, buff2, buff3, buff4, buff5, buff6, buff7,buff8,buff9,
 19
 20
 21
 22
      Swin, Swin1}
 23
 24
      currState, nextState;
 25
      logic isnotvalid;
       logic not_valid_when_win;
 26
      logic one,two,three,four,five,six,seven,eight,nine;
 27
 28
       //defines what is not valid
 29
                                ~hMove[3] & ~hMove[2] & ~hMove[1] & ~hMove[0] | //0
       assign isnotvalid =
 30
                                hMove[3] & \sim hMove[2] & hMove[1] & \sim hMove[0] //10
 31
                                hMove[3] & ~hMove[2] & hMove[1] & hMove[0] | //11
 32
                                hMove[3] & hMove[2]; //12-15
 33
      //defines one-nine to hMove
 34
      assign one = ~hMove[3] & ~hMove[2] & ~hMove[1] & hMove[0]; //1
 35
      assign two = ~hMove[3] & ~hMove[2] & hMove[1] & ~hMove[0];
 36
      assign three = ~hMove[3] & ~hMove[1] & hMove[0];//3
      37
 38
 39
      assign seven = ~hMove[3] & hMove[2] & hMove[1] & hMove[0]; //7 assign eight = hMove[3] & ~hMove[2] & ~hMove[1] & ~hMove[0]; //8
 40
 41
      assign nine = hMove[3] & ~hMove[2] & ~hMove[1] & hMove[0];//9
 42
      assign not_valid_when_win = (isnotvalid | one | two | three | four |
 43
 44
      five | six | seven | eight | nine);
 45
      always_comb begin
 46
 47
       //currState = $0;
 48
         nextState = currState;
 49
         case(currState)
 50
           S0:begin //S0, output=5, next_state = S6
 51
              if (nenter) nextState = S6;
 52
              else if (nenter & isnotvalid) nextState = S0;
 53
             else nextState = S0;
 54
           end
 55
           S1:begin //S1, output=6, next_state = S7
 56
              if(nenter) nextState=$7;
 57
              else if (nenter & isnotvalid|five|nine|six) nextState = S1;
 58
             else nextState = S1;
 59
           end
 60
           S2: begin //S2, output=2, next_state = S8
              if (nenter) nextState = S8;
 61
              else if (nenter & isnotvalid|five|six|nine|four|two) nextState = S2;
 62
 63
             else nextState = S2;
 64
           end
           S4: begin //S4, output=8, next_state = sWin if (new_game) nextState = buff8; else if (nenter & not_valid_when_win) nextState = S4;
 65
 66
 67
             else nextState = S4;
 68
 69
           end
```

```
Filename: Lab3_task5.sv
                                                                               Page #: 2
          S5: begin //S5, output=7, next_state = sWin
if (new_game) nextState = buff9;
 70
 71
 72
            else if (nenter & not_valid_when_win) nextState = S5;
 73
            else nextState = S5;
 74
          end
 75
          //These states are the intermediate states
 76
          S6:begin
 77
            //between state 0 and state 1
 78
            if (~nenter & hMove == 4'h9) nextState = S1;
 79
            else if ( ~nenter & isnotvalid) nextState = S0; //S6
 80
            else nextState = S0;
 81
          end
 82
          S7:begin
 83
             //between state 1 and 2 cases on hMove
            if (~nenter & hMove == 4'h4) nextState= S2;
 84
 85
                     ( ~nenter & hMove == 4'h1) nextState=S9;
 86
            else if
                      ~nenter & hMove == 4'h2) nextState=S10;
                       ~nenter & hMove == 4'h3) nextState=S11;
 87
            else if
                       ~nenter & hMove == 4'h7) nextState=S12;
 88
            else if
 89
            else if
                      ~nenter & hMove == 4'h8) nextState=S13;
                       ~nenter & isnotvalid|five|six|nine|four) nextState= S1; //S1
 90
            else if
            else nextState = S1;
 91
 92
          end
 93
          S8:begin
            //between states 2, 7 and 8 cases on hMove
 94
 95
            if (~nenter & hMove == 4'h7) nextState = S4;
 96
            else if (~nenter & hMove == 4'h8) nextState = S5
            else if (~nenter & hMove == 4'h1) nextState = $14;
 97
 98
            else if (~nenter & hMove == 4'h3) nextState = S15;
            else if( ~nenter & isnotvalid|five|six|nine|two|four) nextState = S2;
 99
100
101
            else nextState = S2;
102
          end
        //if we are in these win states stay in these win states
103
104
        //also if we are in win states then check if new_game is pressed
105
        //and win
106
          S9: begin
107
            if (new_game && win)nextState = buff1;
108
            else nextState = S9;
109
          end
          S10: begin
110
111
            if (new_game && win)nextState = buff2;
112
            else nextState = S10;
113
          end
114
          S11: begin
115
            if (new_game && win)nextState = buff3;
116
            else nextState = S11;
117
          end
118
          S12: begin
119
           if (new_game && win)nextState = buff4;
120
           else nextState = S12;
121
          end
122
          S13: begin
123
            if (new_game && win)nextState = buff5;
124
            else nextState = S13;
125
          end
126
          S14: begin
127
            if (new_game && win)nextState = buff6;
128
            else nextState = S14;
129
          end
130
          S15: begin
131
            if (new_game && win) nextState = buff7;
132
            else nextState = S15;
133
          end
134
          //check if buffer and new_game released and nenter released
135
          //then reset to S0
          buff1, buff2, buff3, buff4, buff5, buff6, buff7, buff8, buff9:
136
137
          if (~new_game && ~nenter) nextState = S0;
138
139
      // Output logic defined here
140
      win = 1'b0;
```

```
Filename: Lab3_task5.sv
```

```
cMove = 4'h1; //default case for the hex on fpga
141
142
      cHis = 16'd0;
      hHis = 16'd0
143
144
      unique case (currState)
145
        //This shows states S0-S15 and outputs cMove, win, cHis, hHis
146
        S0: begin
147
             cMove = 4'h5;
148
             win = 1'b0;
149
             cHis={4'h5,4'h0,4'h0,4'h0};
             hHis={4'h0,4'h0,4'h0,4'h0};
150
151
        end
152
        S1: begin
             cMove = 4'h6;
153
             win = 1'b0;
154
155
             cHis={4'h5,4'h6,4'h0,4'h0};
             hHis={4'h9,4'h0,4'h0,4'h0};
156
157
             end
        S2: begin
158
159
             cMove = 4'h2;
             win = 1'b0;
160
             cHis={4'h2,4'h5,4'h6,4'h0};
161
             hHis={4'h4,4'h9,4'h0,4'h0};
162
163
        end
        S4: begin
164
165
             win = 1'b1;
166
             cMove = 4'h8;
             cHis = \{4'h2, 4'h5, 4'h6, 4'h8\};
167
168
             hHis = \{4'h4, 4'h7, 4'h9, 4'h0\};
169
        end
        S5: begin
170
             win = 1'b1;
171
             cMove = 4'h7;
172
             cHis = {4'h2, 4'h5, 4'h6, 4'h7};
173
174
             hHis = \{4'h4, 4'h8, 4'h9, 4'h0\};
175
        end
176
        S6: begin
             win = 1'b0;
177
178
             cMove = 4'h5;
179
             cHis = \{4'h5, 4'h0, 4'h0, 4'h0\};
             hHis = \{4'h0,4'h0,4'h0,4'h0\};
180
181
        end
182
        S7: begin
             win = 1'b0;
183
184
             cMove = 4'h6;
             cHis={4'h5,4'h6,4'h0,4'h0};
185
             hHis={4'h9,4'h0,4'h0,4'h0};
186
187
        end
        S8: begin
188
189
             win = 1'b0;
190
             cMove = 4'h2;
             cHis = \{4'h2, 4'h5, 4'h6, 4'h0\};
191
             hHis = \{4'h4, 4'h9, 4'h0, 4'h0\};
192
193
194
        //win_condition states start here
195
         //outputs cHis,cMove,win,and cMove
196
        S9: begin
197
             win = 1'b1;
198
             cMove = 4'h4;
             cHis = \{4'h4, 4'h5, 4'h6, 4'h0\};
199
200
             hHis = \{4'h1, 4'h9, 4'h0, 4'h0\};
201
        end
        S10: begin
202
203
             win = 1'b1;
204
             cMove = 4'h4;
205
             cHis = \{4'h4, 4'h5, 4'h6, 4'h0\};
206
             hHis = \{4'h2, 4'h9, 4'h0, 4'h0\};
        end
207
208
        S11: begin
             win = 1'b1;
209
             cMove = 4'h4;
210
             cHis = \{4'h4, 4'h5, 4'h6, 4'h0\};
211
```

```
213
214
         S12: begin
215
             win = 1'b1;
216
             cMove = 4'h4;
217
             cHis = \{4'h4, 4'h5, 4'h6, 4'h0\};
             hHis = \{4'h7, 4'h9, 4'h0, 4'h0\};
218
219
         end
220
         S13: begin
             win = 1'b1;
221
222
             cMove = 4'h4;
             cHis = \{4'h4, 4'h5, 4'h6, 4'h0\};
223
224
             hHis = \{4'h8, 4'h9, 4'h0, 4'h0\};
225
         end
         S14: begin
226
227
             win = 1'b1;
228
             cMove = 4'h8;
             cHis = \{4'h2, 4'h5, 4'h6, 4'h8\};
229
             hHis = \{4'h1,4'h4,4'h9,4'h0\};
230
231
         end
         S15: begin
232
             win = 1'b1;
233
234
             cMove = 4'h8;
             cHis = \{4'h2, 4'h5, 4'h6, 4'h8\};
235
             hHis = \{4'h3,4'h4,4'h9,4'h0\};
236
237
         end
238
      //buffer states between newgame and an end state
239
      //These states output a win and cHis, and hHis,
240
      //cHis and hHis represent the computer history
241
      //hHis represents the human history
242
         buff1: begin
             win = 1'b1;
243
244
             cMove = 4'h4;
             cHis = \{4'h4, 4'h5, 4'h6, 4'h0\};
245
246
             hHis = \{4'h1,4'h9,4'h0,4'h0\};
247
         end
248
         buff2: begin
249
             win = 1'b1;
250
             cMove = 4'h4;
             cHis = \{4'h4, 4'h5, 4'h6, 4'h0\};
251
             hHis = \{4'h2,4'h9,4'h0,4'h0\};
252
253
         end
254
         buff3: begin
255
             win = 1'b1;
256
             cMove = 4'h4;
257
             cHis = \{4'h4, 4'h5, 4'h6, 4'h0\};
258
             hHis = \{4'h3, 4'h9, 4'h0, 4'h0\};
259
         end
         buff4: begin
260
261
             win = 1'b1;
             cMove = 4'h4;
262
             cHis = \{4'h4, 4'h5, 4'h6, 4'h0\};
263
264
             hHis = \{4'h7, 4'h9, 4'h0, 4'h0\};
265
         end
         buff5: begin
266
267
             win = 1'b1;
268
             cMove = 4'h4;
             cHis = \{4'h4, 4'h5, 4'h6, 4'h0\};
269
270
             hHis = \{4'h8, 4'h9, 4'h0, 4'h0\};
271
         end
         buff6: begin
272
273
             win = 1'b1:
274
             cMove = 4'h8;
             cHis = {4'h2,4'h5,4'h6,4'h8};
275
276
             hHis = \{4'h1, 4'h4, 4'h9, 4'h0\};
277
         end
         buff7: begin
278
279
             win = 1'b1;
280
             cMove = 4'h8;
             cHis = {4'h2,4'h5,4'h6,4'h8};
281
             hHis = \{4'h3,4'h4,4'h9,4'h0\};
282
```

Filename: Lab3_task5.sv Page #: 5

```
283
          end
          buff8: begin
    win = 1'b1;
284
285
               cMove = 4'h8;
cHis = {4'h2, 4'h5, 4'h6, 4'h8};
286
287
               hHis = \{4'h4, 4'h7, 4'h9, 4'h0\};
288
289
          end
          buff9: begin
290
291
              win = 1'b1;
              cMove = 4'h7;
cHis = {4'h2, 4'h5, 4'h6, 4'h7};
hHis = {4'h4, 4'h8,4'h9, 4'h0};
292
293
294
295
       end
       endcase
296
297
      end
298
299 always_ff @(posedge clock, posedge reset)
300
       if (reset)
301
          currState <= S0; // or whatever the reset state is</pre>
302
303
          currState <= nextState;</pre>
304 endmodule: myAbstractFSM
```

```
Lab Code [15 points]
Filename: chipInterface_task4.sv
AndrewID: jtbell
  1 // Original Chip Interface to go back to if we mess up task 5
    //chipinterface from task 1-4
    `default_nettype none
  5 module chipInterface
         (output logic [6:0] HEXO, // for the cMove
  6
          output logic [16:0]LEDG, // win input logic [3:0] KEY, // clock input logic [17:0] SW); // reset
  7
  8
  9
 10
         logic [3:0] cMove;
 11
 12
         logic win;
         logic q2, q1, q0;
logic [3:0] hMove;
 13
 14
 15
         logic clock, reset;
 16
 17
      myAbstractFSM Af(.reset(SW[17]),.clock(KEY[0]),.hMove(SW[3:0]), .*);
 18
 19
 20
      always_comb begin
         if (win == 1'b1)begin
 21
 22
             LEDG[0] = 1'b1;
 23
         end else begin
 24
             LEDG[0] = 1'b0;
 25
         end
 26
      end
 27
      BCDtoSevenSegment B(.bcd(cMove[3:0]), .segment(HEX0));
 29 endmodule : chipInterface
 30
 31 module BCDtoSevenSegment
 32
         (input logic [3:0] bcd,
 33
          output logic [6:0] segment);
 34
          always_comb begin
 35
             case(bcd)
 36
                  4'd0: segment = 7'b100_0000;
                  4'd1: segment = 7'b111_1001;
4'd2: segment = 7'b010_0100;
 37
 38
                  4'd3: segment = 7'b101_0000;
 39
                  4'd4: segment = 7'b001_1001;
 40
                  4'd5: segment = 7'b001_0010;
 41
                  4'd6: segment = 7'b000_0010;
 42
                  4'd7: segment = 7'b111_1000;
 43
                  4'd8: segment = 7'b000_0000;
 44
                  4'd9: segment = 7'b001_1000;
 45
 46
                  default: segment = 7'b111_1111;
 47
             endcase
 48
          end
     endmodule: BCDtoSevenSegment
 49
```

```
Lab Code [15 points]
Filename: chipinterface_lab3.sv
AndrewID: jtbell
  1 module chipinterface_lab3
2     (output logic [17:0] LEDR, // for the cMove
  3
           output logic
                           [7:0] LEDG, // win
  4
           output logic
                            [6:0] HEXO,//cmove
  5
           output logic
                           [6:0] HEX1,//cmove
  6
           output logic
                           [6:0] HEX2,//cmove
  7
                            [6:0] HEX3,//cmove
           output logic
  8
           output logic output logic
                                  HEX4,//hmove
                            [6:0]
  9
                           [6:0]
                                  HEX5,//hmove
           output logic [6:0] HEX6,//hmove output logic [6:0] HEX7,//hmove input logic CLOCK_50, // clock input logic [17:0] SW,// hmove and reset
 10
 11
 12
 13
 14
           input logic [3:0]KEY);//enter, new_game
 15
 16
       logic [3:0] cMove;
 17
       logic win;
       logic q2, q1, q0;
 18
 19
       logic [3:0] hMove;
 20
       logic clock, reset, new_game, enter;
 21
       logic currState
 22
       logic [15:0] hHis, cHis;
 23
 24
 25
       logic newgame, nenter;
 26
       logic intermediate_1, intermediate_2;
 27
       //Synchronizes with key3 and key0 dFlipFlop d (.d(KEY[3]), .clock(CLOCK_50), .reset(SW[17]), .q(intermediate_2));
 28
 29
       dFlipFlop d0`(.d(intermédiate_2), .clock(CLOCK_50),
 30
       . \texttt{reset}(\texttt{SW[17]}) \,, \ . \texttt{q(nenter)}) \,;
 31
 32
 33
       dFlipFlop d2 (.d(KEY[0]), .clock(CLOCK_50),.reset(SW[17]),
 34
        .q(intermediate_1));
 35
       dFlipFlop d3 (.d(intermediate_1), .clock(CLOCK_50),.reset(SW[17]),
 36
       .q(newgame));
 37
       myAbstractFSM Af(.reset(SW[17]),.clock(CLOCK_50), .hMove(SW[3:0])
 38
 39
                              .new_game(~newgame), .nenter(~nenter), .cMove(LEDR[3:0]),
 40
                              .*);
 41
 42
 43
       always_comb begin
 44
          if (win == 1 b1)begin
               LEDG[0] = 1'b1;
 45
          end else begin
 46
 47
               LEDG[0] = 1'b0;
 48
          end
 49
       end
 50
 51
       //assigning cHis and hHis to HEX
 52
       assign LEDR[17:14] = cHis[3:0];
       BCDtoSevenSegment B1(.bcd(cHis[3:0]), .segment(HEX0));
 53
 54
       BCDtoSevenSegment B2(.bcd(cHis[7:4]), .segment(HEX1))
       BCDtoSevenSegment B3(.bcd(cHis[11:8]), .segment(HEX2));
BCDtoSevenSegment B4(.bcd(cHis[15:12]), .segment(HEX3));
BCDtoSevenSegment B5(.bcd(hHis[3:0]), .segment(HEX4));
 55
 56
 57
       BCDtoSevenSegment B6(.bcd(hHis[7:4]), .segment(HEX5));
BCDtoSevenSegment B7(.bcd(hHis[11:8]), .segment(HEX6))
 58
 59
       BCDtoSevenSegment B8(.bcd(hHis[15:12]), .segment(HEX7));
 60
 61 endmodule
 62
 63 module BCDtoSevenSegment
          (input logic [3:0] bcd,
 64
 65
           output logic [6:0] segment);
 66
           always_comb begin
 67
               case(bcd)
                    4'd0: segment = 7'b111_1111;
 68
                    4'd1: segment = 7'b111_1001;
```

Page #: 2