```
Lab Code [5 points]
Filename: chipInterface.sv
AndrewID: jtbell

1 `default_nettype none
2 module chipInterface
3     (input logic SW [17:0],
4     output logic LEDR[17:0]);
5
6     multiplexer DUT (.a(SW[0]), .b(SW[1]), .f(LEDR[15]), .sel(SW[7]));
7
8
9 endmodule : chipInterface
```

```
Lab Code [5 points]
Filename: lab0.sv
AndrewID: jtbell
    `default_nettype none
  3
    module multiplexer
         (output logic f,
  5
         input logic a, b, sel);
  6
         logic f1, f2, n_sel;
  7
  8
         and #2 g1(f1, a, n_sel),
    g2(f2, b, sel);
or #2 g3(f, f1, f2);
not    g4(n_sel, sel);
  9
 10
 11
 12
 13 endmodule: multiplexer
 14
 15 module muxTester
 16
         (output logic a, b, sel,
 17
         input logic muxOut);
 18
         initial begin
 19
 20
              $monitor($time,,
                  "a = %b, b = %b, sel = %b, muxOut = %b", a, b, sel, muxOut);
 21
 22
 23
              b = 0;
 24
              sel = 0;
 25
              #10 b = 1;
              #10 a = 1;
 26
              #10 b = 0;
 27
              #10 sel = 1;
 28
 29
              #10 b = 1;
 30
              #10 a = 0;
              #10 b = 0;
 31
              #10 $finish;
 32
 33
              end
 34 endmodule: muxTester
 35
 36 module system();
 37
         logic wire_a, wire_b, select, mux_out;
 38
 39
         multiplexer DUT (.a(wire_a),
 40
                             .b(wire_b)
 41
                             .f(mux_out)
 42
                             .sel(select));
 43
         muxTester mt
                           (.a(wire_a)
                             .b(wire_b),
 44
 45
                             .muxOut(mux_out),
 46
                             .sel(select));
 47
 48 endmodule: system
 49
```