Problem 1: [12 points] Drill problem
AndrewID: jtbell

Compilation Errors:

library_tests.sv: file does not exist

```
Problem 1: [12 points] Drill problem
Filename: library.sv
AndrewID: jtbell
   1 `default_nettype none
   2 module multiplexer8
  3 (input logic I0, I1, I2, I3, I4, I5, I6, I7,
4 input logic [2:0] S, output logic Y);
  6
           logic [7:0] v;
                                 (~S[0] & ~S[1] & ~S[2] & I0);
(S[0] & ~S[1] & ~S[2] & I1);
(~S[0] & S[1] & ~S[2] & I2);
  7
           assign v[0] =
  8
           assign v[1]
  9
           assign v[2]
                             =
           assign v[3] = assign v[4] =
                                  (S[0] & S[1] & ~S[2] & I3);
(~S[0] & ~S[1] & S[2] & I4);
 10
 11
           assign v[5] =
                                 (S[0] & ~S[1] & S[2] & I5);
 12
           assign v[6] = (\sim S[0] \& S[1] \& S[2] \& I6);
assign v[7] = (S[0] \& S[1] \& S[2] \& I7);
 13
 14
           assign Y = v[0] | v[1] | v[2] | v[3] | v[4] | v[5] | v[6] | v[7];
 15
 16 endmodule : multiplexer8
```

Problem 1: [12 points] Drill problem
Filename: library_tests.sv
AndrewID: jtbell

File library_tests.sv was not found

```
Problem 3: [4 points] Drill problem
Filename: hw2prob3.sv
AndrewID: jtbell

1 module hw2prob3
2    (input logic [0:3] a,
3    output logic y);
4
5    assign y = a[0] ^ a[1] ^ a[2] ^ a[3];
6
7
8 endmodule: hw2prob3
```

```
Problem 4: [6 points]
Filename: hw2prob4.sv
AndrewID: jtbell
  1 module Minority
         (output logic y,
input logic a, b, c, d, e);
  2
  4
  5
         assign y = (a+b+c+d+e < 3) ? 1 : 0;
  6
    endmodule : Minority
  7
  8
  9 module Minority_tb
         (input logic y,
output logic [4:0] vector);
 10
 11
 12
             initial begin
             monitor(fime, "e = %b, d = %b, c = %b, b = %b, a = %b, y = %b", vec...
 13
Line length of 84 (max is 80)
             vector[3], vector[2], vector[1], vector[0], y);
 14
 15
             for (vector = 5'b0; vector < 5'd31; vector++) #10;</pre>
             $finish;
 16
 17
             end
 18
 19 endmodule : Minority_tb
 20
 21 module top();
 22
         logic a, b, c, d, e, y;
    Minority m (.*);
 23
 24
             Minority_tb m_tb (.vector(\{a,b,c,d,e\}),.y(y));
 25
 26 endmodule : top
```

```
Problem 5: [8 points]
AndrewID: jtbell

Compilation Errors:
hw2prob5.sv, library.sv: failed to compile

Error-[MPD] Module previously declared
  The module was previously declared at:
  ".../hw2prob5.sv",
  2
  It is redeclared later at:
  ".../library.sv",
  2: token is 'multiplexer8'
  module multiplexer8

Please remove one of the declarations and compile again.

1 error
```

```
Problem 5: [8 points]
Filename: hw2prob5.sv
AndrewID: jtbell
    `default_nettype none
  2 module multiplexer8
    (input logic I0, I1, I2, I3, I4, I5, I6, I7,
  4 input logic [2:0] S, output logic Y);
  6
        logic [7:0] v;
  7
                          (~S[0] & ~S[1] & ~S[2] & I0);
        assign v[0]
                          (S[0] & ~S[1] & ~S[2] & I1);
(~S[0] & S[1] & ~S[2] & I2);
  8
        assign v[1]
  9
        assign v[2]
                      =
                          (S[0] & S[1] & ~S[2] & I3);
(~S[0] & ~S[1] & S[2] & I4);
 10
        assign v[3]
                      =
        assign v[4]
                      =
 11
                          (S[0] \& \sim S[1] \& S[2] \& I5);
 12
        assign v[5]
                     =
        assign v[6] =
                         (~S[0] & S[1] & S[2] & I6);
 13
        assign v[7] =
                         (S[0] & S[1] & S[2] & I7);
 14
        assign Y = v[0] | v[1] | v[2] | v[3] | v[4] | v[5] | v[6] | v[7];
 15
 16 endmodule : multiplexer8
17
 18
 19 module hw2prob5
        (input logic A,B,C,D,
output logic F);
 20
 21
 22
 23
       logic [7:0] mux1, X1, X2;
 24
       logic n_A;
 25
       not n1(n_A,A);
 26
 27
       multiplexer8
                       m1(.I0(1'b0),.I1(A),.I2(A),.I3(n_A),.I4(n_A),.I5(1'b1),.I...
Line length of 114 (max is 80)
 28
 29
 30 endmodule : hw2prob5
 31
 32 module hw2prob5_test
         (input logic F,
 33
 34
        output logic A,B,C,D);
 35
 36
         logic [3:0] vector;
        logic testF;
 37
 38
 39
        initial begin
 40
 41
        for (vector = 4'b0; vector < 4'd15; vector++) begin;
 42
           assign A = vector[0];
 43
           assign B =
                        vector[1];
           assign C =
 44
                        vector[2];
 45
           assign D =
                        vector[3]
           assign testF = (~A\&~B\&C\&D)|(~A\&B)|(A\&B\&D)|(A\&~B\&C\&~D)|(A\&~C\&D);
 46
             monitor(stime, "A = \%b, B = \%b, C = \%b, D = \%b, F = \%b", A, B, C, D, F);
 47
             #10;
 48
             if(f != testF)begin
 49
 50
                   $display("error");
 51
 52
             end
 53
        end
 54 endmodule : hw2prob5_test
 55
 56
 57 module top();
 58
        logic A,B,C,D,F;
 59
 60
        hw2prob5 \ h \ (.A(A),.B(B),.C(C),.D(D),.F(F));
        hw2prob5\_test\ h1\ (.A(A),.B(B),.C(C),.D(D),.F(F));
 61
 62
 63 endmodule : top
```

```
Problem 6: [12 points]
Filename: hw2prob6.sv
AndrewID: jtbell
        1 module hw2prob6
                                (input logic a,b,c,d,e,f,
                               output logic g,g00,g01,g10,g11);
       3
       5
       6
                               \begin{array}{lll} \text{assign g11 = } (\ ^a\ ^e) \& (\ ^e) \& (\
       7
       8
                               assign g01 = (-a|-b|d|e)&(-a|b|-d|-e)&(-a|-b|-e)&(a|-b|-d|-e)&(-b|d|e)&(a...
       9
Line length of 86 (max is 80)
                               assign g00 = (\sim(a^d)|b|e)&(\sim a|b|\sim e)&(\sim b|d|e)&(a|\sim b|\sim d|\sim e)&(a|b|d|\sim e);
    10
   11
                               assign g = ((g00\&(\sim c\&\sim f)|g11\&(c\&f))|(g01\&(\sim c\&f)|g10\&(c\&\sim f)));
   12
    13
   14 endmodule : hw2prob6
   15
   16 module hw2prob6_test
                               (input logic g, g00, g01,g11,g10,
output logic a,b,c,d,e,f);
   17
    18
    19
                               logic ogG;
   20
                               logic [5:0] vector;
                               initial begin
    21
    22
    23
                               for(vector = 6'd0;vector < 6'd63;vector++)begin</pre>
    24
                               assign a = vector[0];
    25
                               assign b = vector[1]
    26
                               assign c = vector[2];
                               assign d = vector[3];
    27
                               assign e = vector[4]
    28
                               assign f = vector[5]
    29
                               30
    31
    32
                                                                               (a^b)^e - b^a (a^d) b^e + b^a (a^b)^e - b^
Line length of 83 (max is 80)
                                                                               (a|b|d|\sim e);
    33
                                               $monitor($time,, "abcdef=%b,g00 = %b, g11 = %b, g10 = %b, g01 = %b, g...
    34
Line length of 110 (max is 80)
                                               #10;
    35
    36
                                               if(g != ogG)begin
                                                               $display("Oops!");
    37
    38
    39
                                                                  end
   40
   41
                                               end
   42
                                               $finish;
   43
                           end
    44 endmodule: hw2prob6_test
   45 module top();
                               logic a,b,c,d,e,f,g00,g10,g01,g11,g;
   46
                               \label{eq:hw2prob6} \text{hw2prob6} \ \text{DUT} \ (.a(a),.b(b),.c(c),.d(d),.e(e),.f(f),.g00(g00),.g01(g01),.g1...
    47
Line length of 101 (max is 80)
                               hw2prob6\_test Test (.a(a),.b(b),.c(c),.d(d),.e(e),.f(f),.g00(g00),.g01(g0...
Line length of 107 (max is 80)
   49 endmodule: top
```

```
Problem 7: [4 points]
Filename: hw2prob7.sv
AndrewID: jtbell
    `default_nettype none
  2 module hw2prob7
3 (input logic
       (input logic [10:0] year,
        output logic leap4);
  5
  6
           logic [10:0]q;
           assign q = year >> 2;
always_comb begin
  7
  8
  9
              if (q+q+q+q== year)
 10
                   leap4 = 1;
 11
              else
                   leap4 = 0;
 12
            end
 13
 14
 15 endmodule : hw2prob7
 16
 17 module hw2prob7_test
         (input logic leap4,
output logic [10:0]year);
 18
 19
 20
 21
         initial begin
         $monitor($time,,"year = %b, leap4 = %b",year,leap4);
for (year = 11'd2000; year <= 11'd2021;year++) #10;</pre>
 22
 23
         #10
 24
 25
         $finish;
 26
         end
 27 endmodule : hw2prob7_test;
 28
 29 module top();
30 logic [10:0]year, leap4;
 31
         hw2prob7 DUT (.year(year),.leap4(leap4));
         hw2prob7_test tb (.year(year),.leap4(leap4));
 32
 33 endmodule : top
```

```
Problem 7: [4 points]
Filename: library.sv
AndrewID: jtbell
   1 `default_nettype none
   2 module multiplexer8
   3 (input logic I0, I1, I2, I3, I4, I5, I6, I7,
4 input logic [2:0] S, output logic Y);
   6
            logic [7:0] v;
                                    (~S[0] & ~S[1] & ~S[2] & I0);
(S[0] & ~S[1] & ~S[2] & I1);
(~S[0] & S[1] & ~S[2] & I2);
   7
            assign v[0] =
   8
            assign v[1]
   9
            assign v[2]
                               =
                                   (S[0] & S[1] & ~S[2] & I3);
(~S[0] & ~S[1] & S[2] & I4);
(S[0] & ~S[1] & S[2] & I5);
            assign v[3] assign v[4]
 10
                               =
                              =
 11
            assign v[5] =
 12
            assign v[6] = (\sim S[0] \& S[1] \& S[2] \& I6);
assign v[7] = (S[0] \& S[1] \& S[2] \& I7);
 13
 14
            assign Y = v[0] | v[1] | v[2] | v[3] | v[4] | v[5] | v[6] | v[7];
 15
 16 endmodule : multiplexer8
```

```
Problem 8: [4 points]
Filename: hw2prob8.sv
AndrewID: jtbell
      `default_nettype none
     module hw2prob8
         (input logic [10:0]year,
          output logic leap4_100_400);
  5
  6
             logic [10:0] q;
             assign q = year >> 2;
  7
  8
             always_comb begin
  9
                 if (q+q+q+q == year)
 10
                        leap4_100_400 = 1'b1;
                 else
 11
 12
                       leap4_100_400 = 1'b0;
                 case(year)
 13
 14
                       11'd100: leap4_100_400 = 0;
 15
                       11'd200: leap4_100_400 = 0;
                       11'd300: leap4_100_400 = 0;
11'd400: leap4_100_400 = 1;
11'd500: leap4_100_400 = 0;
11'd600: leap4_100_400 = 0;
11'd700: leap4_100_400 = 0;
 16
 17
 18
 19
 20
                       11'd800: leap4_100_400 = 1;
 21
                       11'd900: leap4_100_400 = 0;
 22
 23
                       11'd1000: leap4_100_400 = 0;
 24
                       11'd1100: leap4_100_400 = 0;
                       11'd1200: leap4_100_400 = 1;

11'd1200: leap4_100_400 = 0;

11'd1300: leap4_100_400 = 0;

11'd1400: leap4_100_400 = 0;

11'd1500: leap4_100_400 = 0;

11'd1600: leap4_100_400 = 1;

11'd1700: leap4_100_400 = 0;
 25
 26
 27
 28
 29
 30
                       11'd1800: leap4_100_400 = 0;
 31
                       11'd1900: leap4_100_400 = 0;
 32
 33
                       11'd2000: leap4_100_400 = 1;
 34
                       endcase
              end
 35
 36
 37 endmodule : hw2prob8
 38
 39 module hw2prob8_test
            (input logic leap4_100_400,
 40
           output logic [10:0]year);
 41
 42
 43
           initial begin
           $monitor($time,,"year = %b, leap4_100_400 = %b",year,leap4_100_400);
for (year = 11'd2000; year <= 11'd2021;year++) #10;
$display("This output is from 0-2000 checking for leap year");
for (year = 11'd000; year < 11'd2000;year = year + 100) #10;</pre>
 44
 45
 46
 47
 48
                 #10;
           $finish;
 49
 50
           end
 51 endmodule : hw2prob8_test;
 52
 53 module top();
 54
           logic [10:0]year, leap4_100_400;
           hw2prob8 DUT (.year(year), .leap4_100_400(leap4_100_400))
 55
           hw2prob8_test test (.year(year),.leap4_100_400(leap4_100_400));
 57 endmodule : top
```

```
Problem 9: [8 points]
Filename: hw2prob9.sv
AndrewID: jtbell
  1 module Divider_C
2    (input logic a,b,c,d,
3    output logic e,f,g,h);
  4
  5
          logic n_c,n_b,n_a,n_d;
  6
          logic X,X1,X2,X3,X4,X5;
  7
  8
          not n1(n_b,b),
  9
                n2(n_a,a),
                 n3(n_c,c),
n4(n_d,d);
 10
 11
 12
 13
          and a1(e,a,n_c);
 14
 15
          and b1(X,n_a,b),
                b2(X1,n_a,n_c,b),
 16
 17
                b3(X2,a,n_c,d)
                b4(g,a,n_b,c,d),
b5(X4,b,n_c),
b6(X5,n_a,b,d);
 18
 19
 20
 21
 22
23
          or ol(f,X,X1,X2),
              o2(h, X4, X5);
 24
 25 endmodule: Divider_C
 26
 27 module Divider_D
          (input logic a,b,c,d,
output logic e,f,g,h);
 28
 29
 30
          assign e = a & ~c;
assign f = ~a&b | ~a&b&~c | a&~c&d;
 31
 32
          assign g = a&~b&c&d;
assign h = b&~c | ~a&b&d;
 33
 34
 35
 36 endmodule: Divider_D
```