```
Problem 7: [6 points]
Filename: hw4prob7.sv
AndrewID: jtbell
  1 `default_nettype none
  2
    module hw4prob7
        (input logic clock, reset, a, b,
  5
         output logic green, yellow, red);
  6
  7
         logic [1:0] state, next_state;
  8
        always_comb begin
next_state[1] = ~a&b | ~state[0]|state[1];
next_state[0] = (~a&state[1]&state[0] | ~state[1]&~a&b | b&~state[1]
&state[0] | ~state[1]&~state[0]&a&~b);
  9
 10
 11
 12
 13
 14
         assign red = (~state[1]&state[0] | ~state[0]&~state[1] | state[0]|state[1]);
 15
         assign yellow =(~state[1]&~state[0] | ~state[0]&state[1]);
         assign green =(state[1]&state[0] | ~state[0]&state[1]);
always_ff @(posedge clock, negedge reset)
 16
 17
           if (~reset)
 18
 19
              state <= 2'b0;
 20
           else
 21
              state <= next_state;</pre>
 22
 23
 24
 25
 26
 27
 28
 29 endmodule: hw4prob7
```