

Lab Code [5 points]
Filename: chipInterface.sv
AndrewID: jtbell

```
1 `default_nettype none
2 module chipInterface
3     (input logic SW [17:0],
4      output logic LEDR[17:0]);
5
6     multiplexer DUT (.a(SW[0]), .b(SW[1]), .f(LED[15]), .sel(SW[7]));
7
8
9 endmodule : chipInterface
```

Lab Code [5 points]
Filename: lab0.sv
AndrewID: jtbell

```
1 `default_nettype none
2
3 module multiplexer
4     (output logic f,
5      input logic a, b, sel);
6
7     logic f1, f2, n_sel;
8
9     and #2 g1(f1, a, n_sel),
10         g2(f2, b, sel);
11     or #2 g3(f, f1, f2);
12     not g4(n_sel, sel);
13 endmodule: multiplexer
14
15 module muxTester
16     (output logic a, b, sel,
17      input logic muxOut);
18
19     initial begin
20         $monitor($time,,
21                 "a = %b, b = %b, sel = %b, muxOut = %b", a, b, sel, muxOut);
22         a = 0;
23         b = 0;
24         sel = 0;
25         #10 b = 1;
26         #10 a = 1;
27         #10 b = 0;
28         #10 sel = 1;
29         #10 b = 1;
30         #10 a = 0;
31         #10 b = 0;
32         #10 $finish;
33     end
34 endmodule: muxTester
35
36 module system();
37     logic wire_a, wire_b, select, mux_out;
38
39     multiplexer DUT (.a(wire_a),
40                     .b(wire_b),
41                     .f(mux_out),
42                     .sel(select));
43     muxTester mt (.a(wire_a),
44                  .b(wire_b),
45                  .muxOut(mux_out),
46                  .sel(select));
47
48 endmodule: system
49
```