# Testbench and Pattern

NCTU-EE IC LAB SPRING-2022



ICLAB NCTU Institute of Electronics

### **Outline**

- ✓ Section 1- Introduction to Verification
- ✓ Section 2- Pattern
- ✓ Section 3- Testbench
- ✓ Section 4- Environment

### **Outline**

- ✓ Section 1- Introduction to Verification
- √ Section 2- Pattern
- ✓ Section 3- Testbench
- ✓ Section 4- Environment

### What is Verification?

#### ✓ Verification == Bug Hunting


 A process in which a design is verified against a given design specification before tape out

#### ✓ Verification include:

- Functionality (Main goal !!)
- Performance
- Power
- Security
- Safety

#### How to perform the verification?

- Simulation of RTL design model (Lab03)
- Formal verification (Bonus Lab @ 2022/5/11)
- Power-aware simulations (Lab08)
- Emulation/FPGA prototyping
- Static and dynamic timing checks






### Introduction to Verification

### Stages of verification

- Preliminary verification -> Specification (ex. Output = 0 after rst)
- Broad-spectrum verification -> Test pattern (ex. Random test)
- Corner-case verification -> Special test pattern (ex. Boundary)

#### ✓ Steps of verification


- Generate stimulus
- Apply stimulus to DUT (Design Under Test)
- Capture the response
- Check for correctness
- Measure progress against overall verification goal





## The Verilog Design Environment

- ✓ TESTBED.v (./00\_TESTBED)
  - Connecting testbench and design modules
  - Dump waveform
- ✓ DESIGN.v (./01\_RTL)
  - Design under test (DUT)
- ✓ PATTERN.v (./00\_TESTBED)
  - Pattern
  - Test program







### **Outline**


- ✓ Section 1- Introduction to Verification
- ✓ Section 2- Pattern
- ✓ Section 3- Testbench
- ✓ Section 4- Environment

#### ✓ Two kinds of strategies

- Directed Testing -> Check what you know
- Random Testing -> Find what you don't know











### ✓ Time consuming v.s. coverage





#### ✓ Which one to use?






#### **✓** Elements of pattern file

- Generate stimulus
- File I/O
- Procedural Blocks
- Display information
- Control flow
  - for, while, repeat, if, case, forever
- Task and Function

#### PATTERN.v





### ✓ Using Verilog random system task

- \$random(seed);
  - Return 32-bit signed value
  - Seed is optional
- \$urandom(seed);
  - Return 32-bit unsigned value
  - Seed is optional
- \$urandom\_range(int unsigned MAX, int unsigned MIN=0);
  - Return value inside range

### ✓ Using high level language with file IO

- Generate random stimulus from MATLAB or Python etc. and output the stimulus into files.
- Read the files in pattern.v



### ✓ A simple example

```
integer SEED,number;
SEED = 123;
number = $random(SEED) % 7;
```

```
integer SEED;
reg[3:0] number;
SEED = 123;
number = $random(SEED);
number = number % 7;
```

```
integer SEED,number;
SEED = 123;
number = $urandom(SEED) % 7;
```

```
integer SEED;
reg[3:0] number;
SEED = 123;
number = $random(SEED) % 7;
```

```
integer SEED;
reg[3:0] number;
SEED = 123;
number = $random(SEED) % 'd7;
```







#### ✓ A simple example

Produce random number in 0~6

#### May be negative



#### Correct



#### Correct

```
integer SEED;
reg[3:0] number;
SEED = 123;
number = $random(SEED);
number = number % 7;
unsigned unsigned signed
(unsigned operation)
```

#### The value may not in range 0~6

```
integer SEED;
reg[3:0] number;
SEED = 123;
number = $random(SEED) % 7;
unsigned signed signed
(signed operation)
```

### ✓ A simple example

Produce random number in 0~6

```
integer SEED;
reg[3:0] number;
SEED = 123;
number = $random(SEED) % 'd7;
unsigned signed unsigned
(unsigned operation)
```

The key point is to use unsigned operation!

## File I/O

#### ✓ Open file

- \$fopen opens the specified file and returns a 32-bit descriptor.
  - file\_descriptor = \$fopen("file\_name", "type");
    - ◆ file\_descriptor: bit 32 always be set (=1), remaining bits hold a small number indicating what file is opened.
    - type: "r", open for read; "w", open for write

```
file = $fopen("test.txt","w");
file2 = $fopen("test2.txt","w");
file3 = $fopen("test3.txt","w");
```

- multi\_channel\_descriptor = \$fopen("file\_name");
  - ◆ Multi\_channel\_descriptor: bit 32 always be clear (=0), bit 0 represent standard output, each remaining bit represents a single output channel.

```
file = $fopen("test.txt");
file2 = $fopen("test2.txt");
file3 = $fopen("test3.txt");
```



## File I/O

#### ✓ Close file

- \$fclose system task closes the channels specified in the multichannel descriptor
  - \$fclose(<multichannel\_descriptor>);
  - The \$fopen task will reuse channels that have been closed

## File Input

#### ✓ Read data from specific file

- \$fgetc reading a byte at a time
  - c = \$fgetc(<descriptor>);
- \$fgets reading a line at a time
  - i = \$fgets(string, <descriptor>);
- \$fscanf reading formatted data
  - i = \$fscanf(<descriptor>," text", signal,signal,...);

```
opa=101,opb=1010
opa=3,opb=12
```

```
rc = $fscanf(file_input,"opa=%d,opb=%d",opa,opb);
```

- \$readmemb, \$readmemh
  - \$readmemb("file\_name", memory\_name [ , start\_address [ , end\_address ]] );
  - \$readmemh("file\_name", memory\_name [ , start\_address [ , end\_address ]] );

```
$readmemh ("IN.txt",in);
$readmemh ("OUT.txt",out);
```



## File Input

#### ✓ A simple example for readmemb

```
@002
11111111 01010101
00000000 10101010
@006
1111zzzz 00001111
```

```
reg [7:0] meme[0:7];
$readmemb("test.txt",meme);
```

```
@002
11111111_01010101
00000000_10101010
@006
1111zzzz_00001111
```

```
reg [15:0] meme[0:7];
$readmemb("test.txt",meme);
```

## File Output

### ✓ Display tasks that writes to specific files

- \$fdisplay, \$fwrite, \$fstrobe, \$fmonitor
  - \$fdisplay (<descriptor>,["format\_specifiers",] <argument\_list>);
  - \$fwrite (<descriptor>,["format\_specifiers",] <argument\_list>);
  - \$fstrobe (<descriptor>,["format\_specifiers",] <argument\_list>);
  - \$fmonitor (<descriptor>,["format\_specifiers",] <argument\_list>);

```
$fdisplay(file_output,"%d + %d = %d",opa,opb,sum);
```

- All these four output system tasks support multiple bases
  - \$fdisplay /\$fdisplayb /\$fdisplayo
  - \$fwrite /\$fwriteb /\$fwriteo
  - \$fstrobe /\$fstrobeb /\$fstrobeo
  - \$fmonitor /\$fmonitorb /\$fmonitoro





## File I/O

#### ✓ Example

```
□module PATTERN (
     output reg rst n,
     output reg [7:0] opa,
     output reg [7:0] opb,
     input clk,
     input [7:0] sum,
     input ca,
     );
integer f in, f out, rc;
pinitial begin
  f in = $fopen("../00 TESTBED/in.txt", "r");
  f out = $fopen("../00 TESTBED/out.txt", "w");
 end
pinitial begin
     rst n = 1;
     opa = 0;
     opb = 0;
     repeat(5) @ (posedge clk);
     rst n = 0;
     repeat(5) @ (posedge clk);
     rst n = 1;
     rc = $fscanf(f in, "opa=%d, opb=%d", opa, opb);
     @ (posedge clk);
     $fdisplay(f out, "%d + %d = %d", opa, opb, sum);
     repeat(5) @ (posedge clk);
     $display("Adder Simulation End!");
     $finish;
 end
 endmodule
```



## **Procedural Blocks**

- ✓ All procedural blocks will be executed concurrently.
- ✓ Initial Blocks
  - Only be executed once

```
initial
begin
statement...
end
```

- ✓ Always Blocks
  - Will be executed if the condition is met


```
always@(condition_expression)
begin
statement...
end
```


## **Procedural Blocks**

#### ✓ A simple example

```
module Test (OUT, A, B, SEL);
         output A,B,SEL;
                           Port declaration
         input OUT;
         initial
         begin
                     A=0;B=0;SEL=0;
Delay and timing
                      #10
                                 A=0;B=1;SEL=1;
                                 A=1;B=0;
                      #10
                                 SEL=0;
                      #10
                      #10
                                  $finish;
                                            End simulation!
         end
         endmodule
```

- ➤ If simulation never stop, check ...
- 1. No "\$finish" in pattern
- Have combinational loop in design
- 3. Have loop in pattern







## Task and Function

✓ To break up a task into smaller, more manageable ones, and encapsulate reusable code, you can either divide your code into modules, or you can use tasks and functions.

#### ✓ Task

 A task is typically used to perform debugging operations, or to behaviorally describe hardware.

#### ✓ Function

 A function is typically used to perform a computation, or to represent combinational logics.

### **Tasks and Functions**

#### ✓ Task

- Tasks may execute in non-zero simulation time
- Can have timing controls (#delay, @, wait).
- Can have port arguments (input, output, and inout) or none.
- Can enable task or function.
- Does not return a value.
- Not synthesizable

#### ✓ Function

- always execute in 0 simulation time
- Can't have timing controls.
- Has only input arguments and no output port
- Returns a single value through the function name.
- Can enable function, but can't enable task.
- Can call it from a procedural block
- Synthesizable



## **Tasks**

## ✓ Simplified Syntax

```
task identifier;
    parameter_declaration;
    input_decleration;
    output_decleration;
    inout_declaration;
    register_declaration;

    begin
        statement;
    ....
    end
endtask
```

### **Tasks**

#### ✓ An example of using a task

 Task can take, drive and source global variables, when no local variables are used.

```
temp_in = 30;
convert(temp_in, temp_out);
$display("%d ,%d",temp_in,temp_out);

task convert;
input [7:0] temp_in;
output [7:0] temp_out;
begin
    temp_in = 20;
    temp_out = (9/5)*(temp_in+32);
end
endtask
```

```
temp_in: 30 temp_out: 52
```

```
temp_in = 30;
convert;
$display("%d,%d",temp_in,temp_out);

task convert;
begin
    temp_in = 20;
    temp_out = (9/5)*(temp_in+32);
end
endtask
```

```
temp_in: 20 temp_out: 52
```



### **Tasks**

#### ✓ How to use task in Pattern

```
initial begin
   // Read file here (two statements)
   in_read = $fopen("../00_TESTBED/in.txt", "r");
   out_read = $fopen("../00_TESTBED/out.txt", "r");
   rst n = 1'b1;
   in valid = 1'b0;
   in = 3'bx;
   force clk = 0;
   total latency = 0;
   reset_signal_task; //task to reset rst n
   for(patcount=1; patcount<=PATNUM; patcount=patcount+1)</pre>
       begin
            input task; //task to send input
           wait_out_valid; //task to compute correct answer
           check ans; //task to check the design's answer
        end
   YOU_PASS_task;
end
```

## **Functions**

### ✓ Simplified Syntax

```
function type_or_range identifier;
    parameter_declaration;
    input_decleration;
    register_declaration;

    begin
        statement;
    ....
    end
endfunction
```

## **Functions**

#### ✓ An example of using a function

 Although the function cannot contain timing, you can call it from a procedural block that does.

```
always@(posedge CLK)
sum = add(a,b);
...

function [7:0] add;
input [7:0] a;
input [7:0] b;
begin
add = a + b;
end
endfunction
...
```

## **Display Information**

- ✓ There are mainly four kinds of instruction to display information.
  - \$display: automatically prints a new line to the end of its output
    - \$display (["format\_specifiers",] <argument\_list>);
  - \$write: identical to \$display, except that it does not print a newline character
    - \$write (["format\_specifiers",] <argument\_list>);
  - strobe: identical to \$display, except that the argument evaluation is delayed just prior to the advance of simulation time
    - \$strobe (["format\_specifiers",] <argument\_list>);
  - + \$monitor: continuously monitors the variables in the parameter list
    - \$monitor(["format\_specifiers",] <argument\_list>);



## Display Information (cont.)

✓ The following escape sequences are used for display special characters

\n	New line character	\"	" character
\t	Tab character	\o	A character specified in 1-3 octal digits
11	\ character	%%	Percent character

✓ The following table shows the escape sequences used for format specifications

specifier	Display format	specifier	Display format
%h or %H	Hexadecimal	%m or %M	Hierarchical name
%d or %D	Decimal	%s or %S	String
%o or %O	Octal	%t or %T	Current time
%b or %B	Binary	%e or %E	real number in exponential
%c or %C	ASCII character	%f or %F	Real number in decimal
%v or %V	Net signal strength	%p or %P	Array <only for="" system="" verilog=""></only>



## **Display Information**

#### ✓ More detail

- http://verilog.renerta.com/source/vrg00013.htm
- http://www.cnblogs.com/oomusou/archive/2011/06/25/verilog\_strobe.html



## **Coding Note**

#### Some note about coding

- Input delay
- Asynchronous reset and clock
- Check output data



## **Input Delay**

#### Consider the input interface

- Input signals should be synchronous to either positive clock edge or negative clock edge with specified input delays to avoid timing violation
- Assign input delays by absolute delay value
- Example: `timescale 1ns/10ps
  parameter INDLY = 1;


bit IN1;

initial begin
 @(posedge CLK) #INDLY IN1 = 1;
 @(posedge CLK) #INDLY IN1 = 0;

end

CLK \_\_\_\_\_

- Assign input delays by relative delay value (relative to clock period)
- Example:





## **Asynchronous Reset and Clock**

#### Asynchronous reset:

Reset signal will reset all registers on the falling edge of reset signal.

#### Clock signal

- Clock signal should be forced to 0 before reset signal is given.
- Using always procedure to produce a duty cycle 50% clock signal
- Example:

```
reg clk, rst_n;
real CYCLE = 2.5;
initial clk = 0;
always #(CYCLE/2.0) clk = ~clk;
initial begin
    rst_n = 1'b1;
    force clk =0;
    #(0.5);    rst_n= 1'b0;
    #(10);    rst_n= 1'b1;
    #(3);    release clk;
end
```

# **Check output data**

### ✓ When to check the output data of design

- Check output data when out\_valid is high
- Example


```
task check ans; begin
    cnt=1;
    while (out valid)
    begin
        if (cnt>1) //prevent out valid pull up too many clock
            begin
                //display information...
            $finish;
            end
        if (ans! == out) // check output correct or not
            begin
                //display information...
            $finish;
            end
    end
end
```

### **Outline**

- ✓ Section 1- Introduction to Verification
- √ Section 2- Pattern
- ✓ Section 3- Testbench
- ✓ Section 4- Environment

## **Testbench**

- Encapsulate DESIGN.v and PATTERN.v to be a top verification file
- Key element
  - Timescale
  - Dump Waveform
  - Port Connection





### Timescale

#### √ 'timescale

- A compiler directive
- Specifies the unit of measurement for time and the degree of precision of the time
- Syntax:

`timescale <time\_unit> / <time\_precision>

- time\_unit specifies the unit of measurement for times and delays
- time\_precision specifies the degree of precision
- The time\_precision must be at least as precise as the time\_unit
- Valid integers are 1, 10, and 100
- Valid character strings are s, ms, us, ns, ps, and fs

### **Timescale**

### ✓ A simple example:

CYCLE/2.0 = 1.25 ns
Precision requirement: 0.01ns < 100ps
Precision loss !! The CYCLE/2.0 will
become 1.3ns

'timescale Unit/Precision	Delay	Time Delay
'timescale 10ns/1ns	#5	50ns
'timescale 10ns/1ns	#5.738	57ns
'timescale 10ns/10ns	#5.5	60ns
'timescale 10ns/100ps	#5.738	57.4ns

 Note: if you use memory in your design, you should set timescale according to the timescale specified by memory file



- ✓ There are many different waveform file formats.
  - Value Change Dump (.VCD)
    - Included in Verilog HDL IEEE Standard
  - Wave Log File (.wlf)
    - Mentor Graphics Modelsim
  - SHM (.shm)
    - Cadence NC Verilog / Simvision
  - VPD (.vpd)
    - Synopsys VCS
  - Fast Signal DataBase (.fsdb)
    - Spring Soft (Merged with Synopsys) Debussy/Verdi

#### Command often used

- \$fsdbDumpfile(fsdb\_name[,limit\_size])
  - fsdb\_name: assign waveform file name
  - (Optional) limit\_size: assign the limitation of file size
- \$fsdbDumpvars([depth, instance][,"option"])
  - depth: level of waveform to be dumped
  - instance: module to be dumped
  - "option": other additional specification, ex: "+mda"
- \$sdf\_annotate("sdf\_file"[,instance][,config\_file][,log\_file][,mtm\_spec][,scale\_factors][,scale\_type])

### ✓ Parameters of \$fsdbDumpvars()

- Depth
  - 0: all signals in all scopes
  - 1: all signals in current scope (scope of TESTBED.v)
  - 2: all signals in the current scope and all scopes one level below
  - n: all signals in the current scope and all scopes n-1 levels below

#### Option

- "+IO\_only": only IO port signals will be dumped.
- "+Reg\_only": only reg type signals will be dumped.
- "+all": dump all signals including the memory, MDA, packed array, structure, union and packed structure signals in all scopes specified in \$fsdbDumpvars.
- "+mda": dump all memory and MDA(multiple dimensional array) signals in all scopes specified in \$fsdbDumpvars.
- For further information, please refer http://www.eetop.cn/blog/html/55/1518355-433686.html

### ✓ A simple example:

- Used in RTL simulation or gate-level simulation
- Dump wave form in fsdb format for viewing in nWave
- Include timing information in the simulation

```
initial begin

`ifdef RTL

$fsdbDumpfile("Design.fsdb");
$fsdbDumpvars(0,"+mda");

`endif

`ifdef GATE

$fsdbDumpfile("Design_SYN.fsdb");
$fsdbDumpvars(0,"+mda");
$fsdbDumpvars(0,"+mda");
$fsdbDumpvars(0,"+mda");
$fsdbDumpvars(0,"+mda");
$fsdbDumpvars(0,"+mda");
$fsdbDumpvars(0,"+mda");
$fsdbDumpvars(0,"+mda");
$fsdbDumpvars(0,"+mda");
$fsdbDumpfile("CORE_SYN.sdf",dut);
```



## **Port Connection**

- ✓ The input and output is reverse between design.v and pattern.v.
- ✓ A simple example:

```
TESTBED.v
//input signals
wire clk, rst_n, in;
//output signals
                                                                      cĺk
wire out;
                                                                      rst n
                                                                                PATTERN.v
                                                 DESIGN.v
DESIGN U_DESIGN(
            .in(in)
                                                                       in
                                                                                  (module)
                                                  (module)
            .rst_n(rst_n)
                                                                      out
            .clk(clk)
            .out(out)
PATTERN U_PATTERN(
            .in(in)
            .rst_n(rst_n)
            .clk(clk)
            .out(out)
endmodule
```



### **Outline**

- ✓ Section 1- Introduction to Verification
- √ Section 2- Pattern
- ✓ Section 3- Testbench
- ✓ Section 4- Environment

## Simulation environment

- ✓ 00\_TESTBED
  - Pattern and testbench location.
- √ 01\_RTL
  - RTL code functionality simulation
- ✓ 02\_SYN
  - Circuit synthesize
- **✓** 03\_GATE
  - Gate level simulation
- **✓** 04\_MEM
- **✓** 05\_APR
- **✓** 06\_POST



# 00\_TESTBED & 01\_RTL

- ✓ 00\_TESTBED:
- **✓** TESTBED.v
- **✓ PATTERN.v**

- **✓** 01\_RTL:
- **✓ DESIGN.v**
- ✓ 01\_run: irun TESTBED.v -define RTL -debug
- ✓ Link:
  - PATTERN.v & TESTBED.v

## 02\_SYN & 03\_GATE

- **✓** 02\_SYN:
- ✓ syn.tcl
- ✓ 01\_run\_dc: dc\_shell
- ✓ Generate file:
  - DESIGN\_SYN.v & DESIGN\_SYN.sdf
- **✓** 03\_GATE:
- √ 01\_run:
- ✓ Link:
  - DESIGN\_SYN.v & DESIGN\_SYN.sdf



# **TA's Suggestion**

#### ✓ After receiving Exercise PDF

- Spend some time understanding the problem
- Write some input/output by hand
  - > To make sure you fully understand the problem

#### ✓ Before writing the design

- Write high level language random stimulus generator
  - > Think how to write the design when writing stimulus generator
- Finish PATTERN & TESTBED
  - ➤ Reference Lab01/Lab02 PATTERN & TESTBED

#### ✓ When writing the design

- Make sure your algorithm is correct before coding
- Keep track of every hardware and its area and timing overhead
- Use directed test to help writing the design


#### When writing the design

Random test & corner case test & optimization



## **Appendix-Stratified Event Queue**

### Stratified Event Queue of Verilog



# **Appendix-Stratified Event Queue**

```
1 module nb schedule1;
   3 reg a, b;
   4 integer fp;
   6 initial begin
      fp = $fopen("log.txt","w");
   8 a = 0:
   9 b = 0:
      #1:
      a = 0:
  12 b = 1:
  13
      a <= b:
      b <= a:
  15
  16
      $monitor("%0dns :\$monitor: a=%b b=%b" , $stime, a, b);
  17 $display("%0dns:\$display: a=%b b=%b" , $stime, a, b);
  18
      $strobe ("%0dns :\$strobe : a=%b b=%b\n", $stime, a, b);
        $fwrite(fp, "%0dns :\$fwrite : a=%b b=%b\n", $stime, a, b);
  20 #0 $display("%0dns :#0 : a=%b b=%b" , $stime, a, b);
  21
  22
  23 #1 $monitor("%0dns:\$monitor: a=%b b=%b" , $stime, a, b);
  24 $display("%0dns:\$display: a=%b b=%b" , $stime, a, b);
      $strobe ("%0dns :\$strobe : a=%b b=%b\n", $stime, a, b);
      $fwrite(fp, "%0dns :\$fwrite : a=%b b=%b\n", $stime, a, b);
  27 #0 $display("%0dns :#0 : a=%b b=%b" , $stime, a, b);
  28
  29
      $fclose(fp);
  31 end
  32
  33 initial begin
  34 $fsdbDumpfile("nb schedule1.fsdb");
35 $fsdbDumpvars(0, nb schedule1);
   36 end
```



#### Result

```
# 1ns :$display: a=0 b=1
# 1ns :#0 : a=0 b=1
# 1ns : $monitor: a=1 b=0
# 1ns :$strobe : a=1 b=0
# 2ns :$display: a=1 b=0
# 2ns : #0 : a=1 b=0
# 2ns :Smonitor: a=1 b=0
# 2ns :$strobe : a=1 b=0
```