## 2021 Digital IC Design Homework 3

NAME	高士鈞						
Student ID	N26094922						
Simulation Result							
Functional	Pass	Gate-level			Gate-level	12020 (***)	
simulation		simulation	Pass		simulation time	13820 (ns)	
Object38: PASS Object40: PASS Object41: PASS Object42: PASS Object42: PASS Object43: PASS Object44: PASS Object44: PASS Object44: PASS Object46: PASS Object46: PASS Object47: PASS Object47: PASS Object48: PASS Object48: PASS Object48: PASS Object49: PASS					# Object42: PASS  * Object43: PASS  * Object44: PASS  * Object45: PASS  * Object46: PASS  * Object47: PASS  * Object49:		
Synthesis Result							
Total logic elements 611							
Total memory bit				0			
Embedded multiplier 9-bit element				4			
Clock width (Cycle)				20			
Quartus II 64-Bit Version         13.0.18           Revision Name         PSE           Top-level Entity Name         PSE           Family         Cyclone           Device         EP2C70           Timing Models         Final           Total logic elements         611 / 68           Total combinational functions         611 / 68           Dedicated logic registers         135 / 68           Total registers         135           Total pins         46 / 622           Total virtual pins         0				Build E II DF896 8,416 8,416 8,416 2 ( 7	5 ( < 1 %) 5 ( < 1 %) 5 ( < 1 %) 6 ( < 1 %) %)		
Embedded Multiplier 9-bit elements 4 / 300 ( Total PLLs 0 / 4 ( 0					6)		

## **Description of your design**

Sorting 演算法採用常見的 bubble sort,雖然沒有發會硬體電路 reuse 特性,但相對較為穩健且易於理解。另外在計算外積時採用 assign 的寫法,讓 code 版面較為簡潔, sorting 的 sequential 電路只透過 combinational 算出的 swap 訊號決定是否交換位子,整體分工明確。整個系統採用 state machine 清楚劃分各階段工作,LOAD SORT OUT 三者不互相干擾。

Scoring = Total logic elements