2021 Digital IC Design Homework 2

2021 Digital IC Design Homework 2							
NAME	高士鈞						
Student ID	N26094922						
Simulation Result							
Functional	Pass	Gate-level	Dogg	Gate-level	N/A		
simulation	Pass	simulation	Pass			simulation time	
# 4012 data is correct # 4013 data is correct # 4014 data is correct # 4020 data is correct # 4021 data is correct # 4022 data is correct # 4022 data is correct # 4023 data is correct # 4024 data is correct # 4025 data is correct # 4025 data is correct # 4026 data is correct # 4026 data is correct # 4027 data is correct # 4028 data is correct # 4029 data is correct # 4028 data is correct # 4030 data is correct # 4031 data is correct # 4032 data is correct # 4033 data is correct # 4034 data is correct # 4035 data is correct # 4036 data is correct # 4037 data is correct # 4038 data is correct # 4038 data is correct # 4039 data is correct # 4030 data is correct # 4031 data is correct # 4032 data is correct # 4033 data is correct # 4034 data is correct # 4035 data is correct # 4036 data is correct # 4037 data is correct # 4038 data is correct # 4039 data is correct # 4030 data is correct # 4031 data is correct # 507 data is correct # 508 data is correct # 608 data is correct # 708 data is correct							
Synthesis Result							
Total logic elements				107			
Total memory bit			(0			
Embedded multiplier 9-bit			(0			
element							
Clock width (Cycle)			3	30			
Flow Summary Flow Status Quartus II 64-Bit Version Revision Name Top-level Entity Name Family Device Timing Models Total logic elements Total combinational functions Dedicated logic registers Total registers Total pins Total virtual pins Total memory bits Embedded Multiplier 9-bit elements Total PLLs				13.0 bood Cydd EP20 Finaa 107 107 0 / 6 0 24 / 0 0 / 1	th one II C70F896C8	ion	
		Desc	ripti	ion	of your design		

本題的 testbench 因為沒有給 clk 訊號,所以整個電路都需要用 combinational 完成,這裡採用的方式是用 for loop 複製出好幾份會根據 P[1:0]選擇不同模式 的運算子電路;特別要注意在對 P 做運算時要以有號數處理以免出現溢位狀況,最後再將運算完成的 P 捨去 LSB 作為輸出的 output。

Scoring = Clock width