

Verification of Special Hardware: FPGAs

Justin Hsu, Arsalan Ahmed, Daniel Narevich







Importance of Verifying FPGA Designs

- FPGAs are widely used in digital system design due to their reconfigurable nature.
- FPGA users depend on their unit being fully reliable, as it may need to emulate hundreds of different logic circuits



FPGA Structure

- FPGAs are made up of many Configurable Logic Blocks (CLBs)
- These blocks can emulate any logic equation within a limited number of inputs and outputs
- These blocks are connected, allowing the FPGA to simulate larger devices
- The FPGA also has accessible flash memory and DFFs, allowing the user to simulate sequential logic





Image credit: Ravi Rao



CLB Structure

- In our project we focus on the verification of the Look Up Table
- The CLB is framed from SRAM inputs, a 16:1 MUX Look Up Table, DFFs, and a 2:1 MUX






Image credit: Bijan Alizadeh








Project Overview

- We created a Python program that can simulate an FPGA component using 5-valued Logic
- We aim to see how 3 algorithms perform in generating a test list that can find all non-redundant faults in our circuit
 - Random
 - PODEM
 - Improved PODEM





Structure

- Created a Gate class that can identify location and states
- Subdeisgn and top level design classes for our circuit



Random

- This Algorithm is able to run very quickly, as it does not need to use the state of the gates within the circuit
- Used python random() function
- Uses a "give up" value to set run time

```
import random

from Logic_Blocks import d_values_convert

def random_vector(num_inputs):
    result = []
    for j in range(num_inputs):
        k = random.randint(0,1)
        l = d_values_convert(k)
        result.append(l)
    return result
```



PODEM

- Each call to the circuit takes a very long time
 - This occurs frequently in PODEM, especially when backtracking
- However, this algorithm is consistent in detecting vectors
- Additionally provides vectors that contain "Don't Cares"
- Efficiency increased by first changing primary inputs with more controllability
 - Selection Lines



Improved PODEM

- To reduce the number of calls to our circuit, the selection lines are pre-selected based on fault location in circuit
 - Reduces PODEM search time by 2 Inputs Pre Selected per test vector

```
if faulty_MUX in [1, 2, 3, 4, 9, 10, 13]:
elif faulty_MUX in [5, 6, 7, 8, 11, 12, 14]:
if faulty_MUX in [1, 2, 5, 6, 9, 11]:
elif faulty_MUX in [3, 4, 7, 8, 10, 12]:
if faulty_MUX in [1, 3, 5, 7]:
elif faulty_MUX in [2, 4, 6, 8]:
max level = 20
track_output = D_values.X
```









Results

- Random
 - Performance degrades as coverage increases
 - 91.6% coverage includes redundant faults
- PODEM
 - Achieves full coverage
 - Time to run is much worse than random (583 s)







Results

- PODEM
 - Achieves full coverage
 - Time to run is much worse than random (583 s)
 - 13s per vector
- Improved PODEM
 - Operates in 46% of the time of PODEM (392 s)
 - 9s per vector
 - Still slower than Random
 - Still detects all test vectors

```
C:\Users\dnare\PycharmProjects\TestGeneration\venv\Scripts\python.exe
[[<D_values.one: [1, 1]>, <D_values.one: [1, 1]>, <D_values.one: [1, 1]

TIME TO COMPLETE = 392.0439643859863

Process finished with exit code 0
```



Conclusions

- When using this tool in a larger design, random would likely struggle
- Using random initially, followed by a targeted use of our Improved PODEM algorithm would likely yield the best results



Future Work

- Improve efficiency of our circuit representation
 - Faster Language, direct connection to a HDL Representation
- Support verification of sequential logic
- Increase adaptability of our design to different FPGAs
 - Different LUT sizes and arrangements





Thank You!

