MIPS Reference Sheet

INSTRUCTIONS (SUBSET)

Name (format, op, funct)	Synta	x	Operation
add (R,0,32)	add		reg(rd) := reg(rs) + reg(rt);
add immediate (I,8,na)		rt,rs,imm	reg(rt) := reg(rs) + signext(imm);
add immediate unsigned (I,9,na)	addiı	ı rt,rs,imm	reg(rt) := reg(rs) + signext(imm);
add unsigned (R,0,33)	addu	rd,rs,rt	reg(rd) := reg(rs) + reg(rt);
and (R,0,36)		rd,rs,rt	reg(rd) := reg(rs) & reg(rt);
and immediate (I,12,na)	andi	rt,rs,imm	reg(rt) := reg(rs) & zeroext(imm);
branch on equal (I,4,na)	beq	rs,rt,label	if reg(rs) == reg(rt) then PC = BTA else NOP;
branch on not equal (1,5,na)	bne	rs,rt,label	if reg(rs) != reg(rt) then PC = BTA else NOP;
jump and link register (R,0,9)	jalr	rs	\$ra := PC + 4; PC := reg(rs);
jump register (R,0,8)	jr	rs	PC := reg(rs);
jump (J,2,na)	j	label	PC := JTA;
jump and link (J,3,na)	jal	label	\$ra := PC + 4; PC := JTA;
load byte (I,32,na)	1b	rt,imm(rs)	reg(rt) := signext(mem[reg(rs) + signext(imm)] _{7:0});
load byte unsigned (I,36,na)	lbu	rt,imm(rs)	reg(rt) := zeroext(mem[reg(rs) + signext(imm)] _{7:0});
load upper immediate (I,15,na)	lui	rt,imm	reg(rt) := concat(imm, 16 bits of 0);
load word (I,35,na)	lw	rt,imm(rs)	reg(rt) := mem[reg(rs) + signext(imm)];
multiply, 32-bit result (R,28,2)	mul	rd,rs,rt	reg(rd) := reg(rs) * reg(rt);
nor (R,0,39)	nor	rd,rs,rt	reg(rd) := not(reg(rs) reg(rt));
or (R,0,37)	or .	rd,rs,rt	reg(rd) := reg(rs) reg(rt);
or immediate (I,13,na)	ori	rt,rs,imm	reg(rt) := reg(rs) zeroext(imm);
set less than (R,0,42)		rd,rs,rt	reg(rd) := if reg(rs) < reg(rt) then 1 else 0;
set less than unsigned (R,0,43)		rd,rs,rt	reg(rd) := if reg(rs) < reg(rt) then 1 else 0;
set less than immediate (I,10,na)			reg(rt) := if reg(rs) < signext(imm) then 1 else 0;
set less than immediate unsigned (I,11,na)	slti	ı rt,rs,imm	reg(rt) := if reg(rs) < signext(imm) then 1 else 0; (inequality < compares using unsigned values)
shift left logical (R,0,0)	sll	${\tt rd,rt,shamt}$	reg(rd) := reg(rt) << shamt;
shift left logical variable (R,0,4)	sllv	rd,rt,rs	reg(rd) := reg(rt) << reg(rs4:0);
shift right arithmetic (R,0,3)	sra		reg(rd) := reg(rt) >>> shamt;
shift right logical (R,0,2)	srl		reg(rd) := reg(rt) >> shamt;
shift right logical variable (R,0,6)			$reg(rd) := reg(rt) >> reg(rs_{4:0});$
store byte (I,40,na)	sb	rt,imm(rs)	$mem[reg(rs) + signext(imm)]_{7:0} := reg(rt)_{7:0};$
store word (I,43,na)	sw.	rt,imm(rs)	mem[reg(rs) + signext(imm)] := reg(rt);
subtract (R,0,34)	sub	rd,rs,rt	reg(rd) := reg(rs) - reg(rt);
subtract unsigned (R,0,35)		rd,rs,rt	reg(rd) := reg(rs) - reg(rt);
xor (R,0,38)	xor	rd,rs,rt	reg(rd) := reg(rs) ^ reg(rt);
xor immediate (I,14,na)	xori	rt,rs,imm	reg(rt) := rerg(rs) ^ zeroext(imm);

PSEUDO INSTRUCTIONS (SUBSET)

Name	Example	Equivalent Basic Instructions
load address	la \$t0,label	<pre>lui \$at,hi-bits-of-address ori \$t0,\$at,lower-bits-of-address</pre>
load immediate	li \$t0,0xabcd	.234 lui \$at,0xabcd ori \$t0,\$at,0x1234
branch if less or equal	ble \$t0,\$t1,la	pel slt \$at,\$t1,\$t0 beq \$at,\$zero,label
move no operation	move \$t0,\$t1	add \$t0,\$t1,\$zero sll \$zero,\$zero,0

ASSEMBLER DIRECTIVES (SUBSET)

data section	.data	
ASCII string declaration	.ascii	"a string"
word alignment	.align	2
word value declaration	.word	99
byte value declaration	.byte	7
global declaration	.global	foo
allocate X bytes of space	.space	x
code section	.text	

INSTRUCTION FORMAT

	31	26	25	21	20	16	15	11	10	6	5		0
R-Type		ор	rs		r	t	re	ł	sha	mt	fu	ınct	
	6	bits	5 bit	s	5 b	its	5 b	its	5 k	oits	6	bits	_
	31	26	25	21	20	16	15						0
I-Type		ор	rs		r	t			imm	ediat	е		
	6	bits	5 bit	s	5 b	its			16	bits			_
	31 26 25 0					0							
J-Type		ор	address										
J., pc		bits		26 bits									

REGISTERS

Name	Number	Description
\$0, \$zero	0	constant value 0
\$at	1	assembler temp
\$v0	2	function return
\$v1	3	function return
\$a0	4	argument
\$a1	5	argument
\$a2	6	argument
\$a3	7	argument
\$t0	8	temporary value
\$t1	9	temporary value
\$t2	10	temporary value
\$t3	11	temporary value
\$t4	12	temporary value
\$t5	13	temporary value
\$t6	14	temporary value
\$t7	15	temporary value
\$s0	16	saved temporary
\$s1	17	saved temporary
\$s2	18	saved temporary
\$s3	19	saved temporary
\$s4	20	saved temporary
\$s5	21	saved temporary
\$s6	22	saved temporary
\$s7	23	saved temporary
\$t8	24	temporary value
\$t9	25	temporary value
\$k0	26	reserved for OS
\$k1	27	reserved for OS
\$gp	28	global pointer
\$sp	29	stack pointer
\$fp	30	frame pointer
\$ra	31	return address

Definitions

- Jump to target address: JTA = concat((PC + 4)_{31:28}, address(label), 00₂)
- Branch target address: BTA = PC + 4 + signext(imm) * 4

Clarifications

- All numbers are given in decimal form (base 10).
- Function signext(x) returns a 32-bit sign extended value of x in two's complement form.
- Function zeroext(x) returns a 32-bit value, where zero are added to the most significant side of x.
- Function concat(x, y, ..., z) concatenates the bits of expressions x, y, ..., z.
- Subscripts, for instance X_{8:2}, means that bits with index 8 to 2 are spliced out of the integer X.
- Function address(x) is the 26-bit address field value of the J-Type instruction for an address label x.
- NOP and na mean "no operation" and "not applicable", respectively.
- shamt is an abbreviation for "shift amount", i.e. how many bits that should be shifted.
- addu and addiu are misnamed unsigned because an add operation handles both signed and unsigned numbers in the same way. The term unsigned is actually used to describe that the instruction does not throw overflow exceptions.