On code	Destination	T Course	Izkir	den	l Cino	11 —		
Op-code ADC A,(HL)	A	Source (HL)	ZNH ROR	R 2	Size 1		Cxy   Add Y+CY to x     File Map 2   R/W   9C00   9FFF	<b>—</b>
ADC A,n8	A	8-bit integer	R0R	R 2		ANE	D.x.y Add y to x	
ADC A,r8	A	A,B,C,D,E,H,L	, R 0 R			BIT	b.x Test bit b of x Tiles 80-FF R/W 8800 8FFF	$\rightarrow$
ADD A,(HL)	A	(HL)	ROR	R 2	1		L c,xIf condition c is true call subroutine at x  Tiles 00-7F (FF40, bit 4=1) R/W 8000 87FF	
ADD A,n8 ADD A,r8	A A	8-bit integer A,B,C,D,E,H,L	RUR	R 2 R 1	2	CAL	L x Call subroutine at x (push PC and jump to x)	
ADD A,r8 ADD HL,r16	A HL	A,B,C,D,E,H,L BC,DE,SP	0 R	R 2	1	CCF		$\widetilde{m}$
ADD IIL,110 ADD SP,e8	SP	8-bit offset	00R	R 4	2	CP x	Compare A with x  High RAM  R/W FF80 FFFE	
AND (HL)	A	(HL)	R01	0 2	1	CPL DAA		
AND n8	A	8-bit integer	R01	0 2 0 1	2	S DEC	Cx Decrement x by 1 Cool Defres	
AND r8 BIT n3,(HL)	A Zero Flag	A,B,C,D,E,H,L (HL)	BO 1	3	2	a DI	Disable interrupts  Cart RAM  R/W A000 BFFF	$\geq$
BIT n3,r8	Zero Flag	A,B,C,D,E,H,L	R01	2	2	ξEI	Disable interrupts   Cart RAM   R/W   A000   BFFF     Enable interrupts   Video RAM   R/W   8000   9FFF     T Halt (wait for interrupt or reset)   ROM Bank 1-n   R   4000   7FFF	
CALL cc,n16	PC	16-bit addr	т	6/3	3 3	₩AL	T Halt (wait for interrupt or reset) ROM Bank 1-n R 4000 7FFF	7
CALL n16	PC	16-bit addr	Ш	6	3	INC		( 「)
CCF	Carry Flag	(III.)	00		1	JP c, JP x	2	
CP (HL) CP n8	Flags Flags	(HL) 8-bit integer	R1R	R 2 R 2		JR c.	d If condition c is true jump relative by d	
CP r8	Flags	A,B,C,D,E,H,L			1	₿ JR d	Jump relative by d POM Bank Select MSB (MBC5) W 3000 3FFF	
CPL	A	A	11			LD x		
DAA	A	A	R 0	R 1			D x,y Load A with (HL), DEC HL SE RAM Bank Enable W 0000 1FFF	
DEC (HL) DEC r16	(HL) BC,DE,HL,SP	(HL)	KIT R	3 2	1	Q LDI	x,y Load A with (HL), INC HL	
DEC r16 DEC r8		A,B,C,D,E,H,L	RIR	1	1			
DI DEC 18	1,2,2,0,2,2,1,1,1	.,.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	111	1		POP	Px Pop x from top of stack updating SP 2 N Pop x from top of stack updating SP 1 X Coord	
EI			Ш	1	1		SH x Push x onto top of stack updating SP	$\mathbf{Z}$
HALT	<del></del>	<del></del>	Щ	1		RES	b,x Reset bit b of x (to 0) 3 7 Priority 0 = in front of background	
INC (HL) INC r16	(HL) BC,DE,HL,SP	(HL)	RUR	3 2	1	RET	Return from subroutine (POP PC)  3 6 Y Flip 1 = Sprite flipped vertically	1
INC r16 INC r8	A,B,C,D,E,H,L		ROR		1	RET	C If condition c is true return from subroutine 3 5 X Flip 1 = Sprite flipped horizontally	
JP (HL)	PC	(HL)	Ш	1	1	RET RST		OTA
JP cc,n16	PC	16-bit addr	$\Pi\Pi$	4/3	3 3	SBC	Cx Subtract v+CY from x   Cx Subtract v+CY from x   3 0-2 Palette Index	
JP n16	PC	16-bit addr	$\Pi\Pi^{\dagger}$	4	3	SCF		
JR cc,n8 JR n8	PC PC	8-bit integer 8-bit integer	$\Pi\Pi^{\dagger}$	3/2	2 2 2	SET	b.x Set bit b of x (to 1)instruction) Byte Bit Purpose Comment	
LD (C),A	(C)	A A	+++	2	1	SUB		
LD (HL),n8	(HL)	8-bit integer	$\Pi\Pi$	3	2	XOR	R x XOR x to A	
LD (HL),r8	(HL)	A,B,C,D,E,H,L	$\{[]\}$	2	1	717	1   6   Y Flip   1 = Tile is flipped vertically   Y Zero – Set when result of a math op. is   1   5   X Flip   1 = Tile is flipped horizontally	0
LD (n16),A	(16-bit addr)	A SP	$\Pi\Pi^{\dagger}$	5	3	^	zero – Set when result of a math op. is  zero, or two values match for CP op.    1   4   Not Used   Should be set to 0	15
LD (n16),SP LD (r16),A	(16-bit addr) (BC),(DE),(HL)		$\Pi\Pi$	2	1	N 6	5 Subtract – Set if a subtraction was 2 1 3 Tile Bank 1 = Upper tile bank (GBC only)	16
LD (116),A LD A,(C)	(BC),(DE),(HL)	(C)	$\Pi\Pi^{\dagger}$	2	1		performed in the last math operation 1 0-2 Palette Index	17
LD A,(n16)	A	(16-bit addr)	$\Pi\Pi^{\dagger}$	4	3		Half-Carry – Set if a carry occurred	31
LD A,(r16)	A	(BC),(DE),(HL)		2	1	Hand Class	from the lower nibble in the last math	32
LD HL,(SP+e8) LD r16,n16	BC,DE,HL,SP	(SP+8-bit off) 16-bit int	00R	R 3	2	8  <sup>C</sup>  4	from the lower nibble in the last math    Carry – Set if carry occurred in last math op, or if A is < value for CP op.	48 64
LD 110,1110 LD r8,(HL)	A,B,C,D,E,H,L		1117	2	1	X 3	<u> </u>	80
LD r8,n8	A,B,C,D,E,H,L		1111	2	2	$X = \frac{X}{X} = \frac{3}{2}$		96
LD r8,r8	A,B,C,D,E,H,L		4111	1	1	X 1		112
LD SP,HL LDD (HL),A	SP (HL)	HL A	1117	2 2	1	X 0	Not Used	126
LDD (HL),A LDD A,(HL)	(HL) A	(HL)	$\Pi\Pi^{\dagger}$	2	1	115	017.01	127
LDH (n8),A	(8-bit off)	A	$\Pi\Pi^{\dagger}$	3	2	2 15		-128 s -127
LDH A,(n8)	A	(8-bit off)	$\Pi\Pi^{\dagger}$	3	2	B A		2 -127 2 -126
LDI (HL),A LDI A,(HL)	(HL) A	A (HL)	$\Pi\Pi^{\dagger}$	2 2	1	D S		-112
NOP			шН	1	1	Z80 Regist		-96
OR (HL)	A	(HL)	R00	0 2	1	%  <u> </u>	SP Stack Pointer	-80
OR n8 OR r8	A	8-bit integer A.B.C.D.E.H.L.	R 0 0	0 2	2		PC Program Counter	-64 -48
POP r16	AF,BC,DE,HL	(SP)		3	3		Interrupt Addr Comment	-48 -32
PUSH r16	(SP)	AF,BC,DE,HL	Ш	4	3	RL	CV 7 7 0 VBlank \$40 Occurs ~59.7 times/second, lasts ~1.1ms	
	Bit in Memory	(TTT)	$\Pi \Pi$	3	2 2	II <del> </del>	LCDC \$48 See STAT register  Timps Overflow \$50 TIMA register has shoned from SFE to \$00	-31
RES n3,r8 RET	Distribution	(HL)	1111	I I ^			Timer Overflow \$50 [TimA register has changed from \$FF to \$00]	-16
		(HL) A,B,C,D,E,H,L	$\coprod$	2		RLC	Timer Overflow \$50 TIMA register has changed from \$FF to \$00 Serial I/O \$58 Serial transfer is complete	-16 -15
RET cc	PC PC	A,B,C,D,E,H,L  Condition Flag	Ш	2 4 5/2	1	11 —	I Serial de Colonia de la companya de la Colonia de la Col	-16 -15 -2
RET cc RETI	PC PC PC	A,B,C,D,E,H,L Condition Flag	Ш	4 5/2 4	1 2 1 1	RR RR	Joypad \$60 High to low transition on pins P10-P13	-16 -15
RET cc RETI RL (HL)	PC PC PC (HL)	A,B,C,D,E,H,L  Condition Flag  (HL)	R00	5/2 4 R 4	1 2 1 1	11 —	Joypad \$60 High to low transition on pins P10-P13  CPU Clock @ 1xt 4 194304 MHz	-16 -15 -2 -1
RET cc RETI	PC PC PC (HL)	A,B,C,D,E,H,L Condition Flag	R00	4 5/2 4	1 2 1 1	Spitts RRC	Joypad   \$60   High to low transition on pins P10-P13	-16 -15 -2 -1 -1 \$20 \$40
RET cc RETI RL (HL) RL r8 RLA RLC (HL)	PC PC PC (HL) A,B,C,D,E,H,L A (HL)	A,B,C,D,E,H,L Condition Flag (HL) A,B,C,D,E,H,L A (HL)	R00 R00 000 R00	4 5/2 4 R 4 R 2 R 1 R 4	1 2 1 1	RR RR	Joypad   \$60   High to low transition on pins P10-P13	-16 -15 -2 -1 -1 -2 -1 -1 -2 -1 -2 -1 -2 -3 -2 -3 -4 -3 -4 -3 -4 -4 -4 -4 -4 -4 -4 -4 -4 -4 -4 -4 -4
RET cc RETI RL (HL) RL r8 RLA RLC (HL) RLC r8	PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L	A,B,C,D,E,H,L Condition Flag  (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L	R00 R00 000 R00	4 5/2 4 R 4 R 2 R 1 R 4 R 2	1 2 1 2 2 2 1 2	Spitts RRC	Joypad   \$60   High to low transition on pins P10-P13	-16 -15 -2 -1 -1 -2 -1 -1 \$20 \$40 \$80 \$100
RET cc RETI RL (HL) RL r8 RLA RLC (HL) RLC r8 RLCA	PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L	A,B,C,D,E,H,L Condition Flag (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A,B,C,D,E,H,L	R00 R00 000 R00	4 5/2 4 R 4 R 2 R 1 R 4	1 1 2 1 2 2 1 2 2 1 2	Rotates & Shifts	Joypad   \$60   High to low transition on pins P10-P13	-16 -15 -2 -1 -1 2 \$20 \$40 \$40 \$100 \$2
RET cc RETI RL (HL) RL r8 RLA RLC (HL) RLC r8	PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL)	A,B,C,D,E,H,L Condition Flag  (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L	R0 0 R0 0 00 0 R0 0 R0 0 R0 0	7 4 5 7 2 4 R 2 R 1 R 4 R 2 R 1 R 4 R 2 R 1 R 4 R 2 R 2 R 1 R 4 R 2	1 2 1 2 2 2 1 2 2 1 2 2	Rotates & Shifts	Joypad   \$60   High to low transition on pins P10-P13	-16 -15 -2 -1 -2 -1 -2 -1 -2 -1 -2 -2 -3 -40 -3 -3 -3 -3 -3 -3 -3 -3 -3 -3 -3 -3 -3
RET cc RETI RL (HL) RL r8 RLA RLC (HL) RLC r8 RLCA RR (HL) RR r8 RR R	PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A A,B,C,D,E,H,L	A,B,C,D,E,H,L Condition Flag (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A A,B,C,D,E,H,L A	R0 0 R0 0 00 0 R0 0 R0 0 R0 0	4 5/2 R 4 R 2 R 1 R 4 R 2 R 1 R 4 R 2 R 1	1 2 1 2 2 1 2 2 1 2 2 1 2 2	RRC SPIES SPIES SPIES SPIES SPARS	Joypad   \$60   High to low transition on pins P10-P13	-16 -15 -2 -1 \$20 \$400 \$400 \$800 \$800
RET CC RETI RL (HL) RL 78 RLA RLC (HL) RLC 78 RLCA RR (HL) RR 78 RRA RRA RRC (HL)	PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL)	A,B,C,D,E,H,L Condition Flag (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL)	RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0	4 5/2 R 4 R 2 R 1 R 4 R 2 R 1 R 2 R 1 R 4	1 2 1 2 2 1 2 2 1 2 2 1 2 2	RR Syliffs  RAS  RAS  ANS  ANS  ANS  ANS  ANS  ANS	Joypad   \$60   High to low transition on pins P10-P13	-16 -15 -2 -1 2 \$20 \$40 \$100 \$200 \$400 \$400 \$1000 \$20000 \$20000
RET cc RETI RL (HL) RL r8 RLA RLC (HL) RLC r8 RLCA RR (HL) RR r8 RRA RRC (HL) RRC r8 RRC (HL)	PC PC PC (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L	A,B,C,D,E,H,L Condition Flag (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A A,B,C,D,E,H,L A	RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0	4 5/2 R 4 R 2 R 1 R 4 R 2 R 1 R 4 R 2 R 1	1 1 2 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1	RR Syliffs  RAS  RAS  ANS  ANS  ANS  ANS  ANS  ANS	Joypad   \$60   High to low transition on pins P10-P13	-16 -15 -2 -1 -1 -2 -1 -1 -2 -1 -2 -1 -2 -3 -3 -3 -3 -3 -3 -3 -3 -3 -3 -3 -3 -3
RET CC RETI RL (HL) RL 18 RLA RLC (HL) RLC 18 RLCA RR (HL) RR 18 RRA RRA RRC (HL) RR 18 RRC (HL) RR 18 RRC 18 RRCA RRCA	PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A PC	A,B,C,D,E,H,L Condition Flag (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A	RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0	4 5/2 4 R 4 R 2 R 1 R 4 R 2 R 1 R 4 R 2 R 1 R 4	1 2 1 2 2 1 2 2 2 1 2 2 2 1 2 2 1 2 2 1 2 1	ROUTE STATE OF COUNTY OF C	Joypad   \$60   High to low transition on pins P10-P13	-16 -15 -2 -1 -1 -2 -1 -1 -2 -1 -1 -2 -2 -1 -1 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2
RET cc RETI RL (HL) RL 18 RLA RLC (HL) RLC 18 RLCA RR (HL) RR 18 RRA RRC (HL) RR C 18 RRC 18 RRCA RST f SBC A,(HL)	PC PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A PC A	A,B,C,D,E,H,L Condition Flag (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) (HL) (HL) (HL)	RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0	R 4 R 2 R 1 R 1 R 1 R 1 R 1 R 1 R 1 R 1 R 1	1 2 1 2 2 1 2 2 2 1 2 2 2 1 2 2 1 2 2 1 2 1 1 2 1	RC Comb	Joypad   \$60   High to low transition on pins P10-P13	-16 -15 -2 -1   S200   S400   S4000   S4000   S4000   S4000   S4000   S4000   S4000   S40000   S400000   S40000   S40000   S40000   S40000   S40000   S40000   S400000   S400000   S400000   S40000   S400000   S40000   S400000   S400000   S40000   S40000   S40000
RET CC RETI RL (HL) RL 18 RLC (HL) RLC 18 RLCA RR (HL) RR 18 RRC (HL) RR 18 RRC (HL) RR 18 RRCA RR (RC (HL) RR 18 RRCA RRCA RST f SBC A_NB	PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A PC	A,B,C,D,E,H,L Condition Flag (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A	RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0	4 5/2 4 R 4 R 2 R 1 R 4 R 2 R 1 R 4 R 2 R 1 R 4	1 2 1 2 2 1 2 2 2 1 2 2 2 1 2 2 1 2 2 1 2 1 1 2 1	RC Comb	Joypad   \$60   High to low transition on pins P10-P13	-16 -15 -2 -1   S200   S400   S4000   S4000   S4000   S4000   S4000   S4000   S4000   S40000   S400000   S40000   S40000   S40000   S40000   S40000   S40000   S400000   S400000   S400000   S40000   S400000   S40000   S400000   S400000   S40000   S40000   S40000
RET CC RETI RL (HL) RL 18 RLA RLC (HL) RLC 18 RLCA RR (HL) RR 18 RRA RRC (HL) RR C 18 RRC 18 SBC A.,(HL) SBC A.,18 SCF	PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A A A Carry Flag	A,B,C,D,E,H,L Condition Flag (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) B-bit integer A,B,C,D,E,H,L	RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0 RO 0	4 5/2 4 R 4 R 2 R 1 R 4 R 2 R 1 R 4 R 2 R 1 R 2 R 1 R 2 R 1 T 1	1 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 1	RC Comb	Joypad   \$60   High to low transition on pins P10-P13	-16 -15 -2 -2 -1 -15 -2 -2 -1 -1 -15 -2 -2 -1 -1 -15 -2 -2 -1 -1 -15 -2 -2 -1 -1 -15 -2 -2 -1 -1 -15 -2 -2 -2 -1 -1 -15 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2
RET CC RETI RL (HL) RL 18 RLC (HL) RLC 18 RLCA RR (HL) RR 18 RRA RR (HL) RR 18 RRA RRC (HL) RR 18 RRCA RST f SBC A, 18 SBC A, 18 SBC SEF SET 13, (HL)	PC PC PC PC (HL) A,B,C,D,E,H,L A CATTY Flag Bit in Memory	A,B,C,D,E,H,L Condition Flag  (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) S-bit integer A,B,C,D,E,H,L	R000 R000 R000 R000 R000 R000 R000 R1R R1R	4 5/2 4 R 4 R 2 R 2 R 4 R 2 R 4 R 2 R 1 4 R 2 R 1 4 R 2 R 1 3	1 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 1	RR SRI SALE SALE SALE SALE SALE SALE SALE SALE	Joypad   \$60   High to low transition on pins P10-P13	-16 -15 -2 -2 -1 -15 -2 -2 -1 -1 -15 -2 -2 -1 -1 -15 -2 -2 -1 -1 -15 -2 -2 -1 -1 -15 -2 -2 -1 -1 -15 -2 -2 -2 -1 -1 -15 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2
RET CC RETI RL (HL) RL r8 RLA RLC (HL) RLC r8 RLCC r8 RLCHL) RR r8 RRA RRC (HL) RR C r8 RRCA RRC (HL) SBC A, (HL) SBC A, (RS) SCF SCF r3, (HL) SET r3, r8	PC PC PC (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) B,B,C,D,E,H,L A, (HL) B,B,C,D,E,H,L B,C,D,E,H,L	A,B,C,D,E,H,L Condition Flag (HL) A,B,C,D,E,H,L A,(HL) A,B,C,D,E,H,L A,(HL) A,B,C,D,E,H,L A,C,D,E,H,L A,C,D,E,H,L A,C,D,E,H,L (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L	R000 R000 R000 R000 R000 R000 R000 R1R R1R	4 5/2 4 4 8 R 2 R 4 R 2 R 1 1 4 R 2 R 2 R 1 1 1 1 3 3 2	1 1 1 2 1 2 2 1 2 2 2 1 2 2 2 1 2 2 2 1 1 2 2 2 1 1 1 1 1 1 1 1 2	RANGE COMPANY STRING ST	CY   7   0   CY	-16
RET cc RETI RL (HL) RL 18 RLA RLC (HL) RLC 18 RLCA RR (HL) RR 18 RRA RRC (HL) RRC 18 RRC (HL) RRC 18 RRCA RST f SBC A,(HL) SBC A,A18 SCF SET 13,(HL) SET 13,(HL)	PC PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L BC A A Carry Flag Bit in Memory Bit in Register (HL)	A,B,C,D,E,H,L Condition Flag (HL) A,B,C,D,E,H,L A,C,D,E,H,L A,C,D,E,H,L A,C,D,E,H,L A,B,C,D,E,H,L A,B,C,D,E,H,L (HL) 8-bit integer A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L	R0000000000000000000000000000000000000	4 5/2 4 R 4 R 2 R 2 R 4 R 2 R 4 R 2 R 1 4 R 2 R 1 4 R 2 R 1 3	1 1 1 2 2 1 2 2 2 1 2 2 2 1 2 2 2 1 2 2 2 1 1 2 2 2 1 1 1 1 2	RANGE COMPANY STRING ST	CY   7   0   CY   7   0   0   0   0   0   0   0   0   0	-16 -15 -2 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
RET CC RETI RL (HL) RL r8 RLA (HL) RL r8 RLC (HL) RL r8 RLCA RR (HL) RR r8 RRA RRC (HL) RR r8 RRCA RRCA RST f SBC A,(HL) SBC A,n8 SCF SCF n3,(HL) SET n3,r8 SLA (HL) SLA r8 SLA (HL) SLA r8 SLA (HL)	PC PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A Carry Flag Bit in Memory Bit in Register (HL) A,B,C,D,E,H,L A,C,D,E,H,L A,C,D,E,H,L A,C,D,E,H,L A,C,D,E,H,L A,C,D,E,H,L A,C,D,E,H,L A,C,D,E,H,L A,B,C,D,E,H,L A,B,C,D,E,H,L A,B,C,D,E,H,L (HL)	A,B,C,D,E,H,L Condition Flag (HL) A,B,C,D,E,H,L A,(HL) A,B,C,D,E,H,L A,(HL) A,B,C,D,E,H,L A,(HL) A,B,C,D,E,H,L (HL)	R 1 R 1 R 1 R 1 R 1 R 1 R 1 R 1 R 1 R 1	4 5 7 7 4 4 4 8 R R R R R R R R R R R R R R R R	1 1 1 2 2 1 2 2 2 1 2 2 2 1 2 2 2 1 2 2 2 1 1 2 2 2 1 1 1 1 2	RANGE COMPANY STRING ST	CY   7   0   CY	-16
RET CC RETI RL (HL) RL r8 RLA RLC (HL) RLC r8 RLCA RR (HL) RR r8 RRA RRC (HL) RR r8 RRC r8 RRCA SST f SBC A,(HL) SBC A,n8 SSC F SET n3,(HL) SLA r8 SRA (HL) SLA r8 SRA (HL) SRA r8	PC PC PC PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A PC A A Carry Flag Bit in Memory Bit in Register (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L	A,B,C,D,E,H,L Condition Flag (HL) A,B,C,D,E,H,L A,C,D,E,H,L A,C,D,E,H,L A,C,D,E,H,L A,B,C,D,E,H,L A,B,C,D,E,H,L A,C,D,E,H,L A,B,C,D,E,H,L A,B,C,D,E,H,L A,B,C,D,E,H,L A,B,C,D,E,H,L A,B,C,D,E,H,L A,B,C,D,E,H,L A,B,C,D,E,H,L	R 1 R 1 R 1 R 1 R 1 R 1 R 1 R 1 R 1 R 1	4 5 / 2 / 4 4 R R R R R R R R R R R R R R R R R	1 1 1 2 2 1 1 2 2 2 1 1 2 2 2 1 1 2 2 2 1 1 2 2 2 1 1 1 1 2	RANGE COMPANY STRING ST	CY   7   0   CY   CY   7   0   CY   CY   T   0   CY   CY   CY   CY   T   0   CY   CY   CY   CY   CY   CY   CY	-16
RET CC RETI RL (HL) RL 18 RLA RLC (HL) RLC 18 RLCA RR (HL) RR 18 RRA RRC (HL) RR 18 RRCA RST f SBC A.,(HL) SET 13.78 SLA 18 SLA 18 SRA (HL) SRA 18 SRA (HL)	PC PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A A (HL) A,B,C,D,E,H,L A A PC A Carry Flag Bit in Memory Bit in Register (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L (HL) (HL)	A,B,C,D,E,H,L Condition Flag (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L (HL)	R 1 R 1 R 1 R 1 R 1 R 1 R 1 R 1 R 1 R 1	4 5 7 2 4 4 4 R R R R R R R R R R R R R R R R	1 1 1 2 2 1 1 2 2 2 1 1 2 2 2 1 1 2 2 2 1 1 2 2 2 1 1 1 1 2	RANGE COMPANY STRING ST	CY   7   0   CY   CY   7   0   CY   CY   T   0   CY   CY   CY   CY   T   0   CY   CY   CY   CY   CY   CY   CY	-16
RET CC RETI RL (HL) RL r8 RLA RLC (HL) RL r8 RLC (R RC (HL) RR r8 RRA RRC (HL) RR r8 RRC (HL) RR cr8 RRCA SET n3.(HL) SEC A.(R SET n3.(HL) SET n3.(HL) SEA r8 SEA (HL) SEA R8	PC PC PC PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A PC A A Carry Flag Bit in Memory Bit in Register (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L	A,B,C,D,E,H,L Condition Flag (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L (HL)	R 1 R 1 R 1 R 1 R 1 R 1 R 1 R 1 R 1 R 1	4 5 / 2 / 4 4 R R R R R R R R R R R R R R R R R	1 1 2 1 2 2 1 2 2 2 2 1 2 2 2 1 1 2 2 2 2 1 1 2 2 2 2 1 1 1 2	RANGE COMPANY STRING ST	CY   7   0   CY   CY   7   0   CY   CY   T   0   CY   CY   CY   CY   T   0   CY   CY   CY   CY   CY   CY   CY	-16   -15   -2   -1   -15   -1
RET CC RETI RL (HL) RL 18 RLA RLC (HL) RLC 18 RLCA RR (HL) RR 18 RRA RRC (HL) RR 18 RRCA RST f SBC A.,(HL) SET 13.78 SLA 18 SLA 18 SRA (HL) SRA 18 SRA (HL)	PC PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A A (HL) A,B,C,D,E,H,L A A PC A Carry Flag Bit in Memory Bit in Register (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L (HL) (HL)	A,B,C,D,E,H,L Condition Flag (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L (HL)	R 1 R 1 R 1 R 1 R 1 R 1 R 1 R 1 R 1 R 1	4 5 7 7 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	1 1 2 2 1 1 2 2 2 1 1 2 2 2 2 1 1 2 2 2 2 2 2 2 2 2 2 2 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 1 1 2	RANGE COMPANY STRING ST	CY   7   0   CY   CY   7   0   CY   CY   T   0   CY   CY   CY   CY   T   0   CY   CY   CY   CY   CY   CY   CY	-16   -15   -2   -15   -2   -15   -2   -15   -2   -1   -15   -2   -1   -15   -2   -1   -15
RET CC RETI RL (HL) RL 18 RLA RLC (HL) RL 18 RLC 18 RLCA RR (HL) RR 18 RRA RRC (HL) RR 18 RRA RRC (HL) RC 18 RCA RST f SBC A,118 SBC A,18 SCF 13,4(HL) SET 13,18 SLA 18 SLA 18 STOP STL 18 STL 18 STOP SUB (HL) SUB 18	PC PC PC PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A PC A A Carry Flag Bit in Memory Bit in Register (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L	A,B,C,D,E,H,L Condition Flag (HL) A,B,C,D,E,H,L A,(HL) A,B,C,D,E,H,L A,(HL) A,B,C,D,E,H,L A,B,C,D,E,H,L (HL) B-bit integer	R R R R R R R R R R R R R R R R R R R	# 5 / 2 / 2 / 3 / 4 / 4 / 2 / 4 / 4 / 2 / 4 / 4 / 2 / 4 / 4	1 1 1 2 1 2 2 1 2 2 2 1 2 2 2 1 1 2 2 2 1 1 2 2 2 2 1 1 2	RANGE COMPANY STRING ST	CY   7   0   CY   CY   7   0   CY   CY   T   0   CY   CY   CY   CY   T   0   CY   CY   CY   CY   CY   CY   CY	-16
RET CC RETI RL (HL) RL r8 RLC (HL) RLC r8 RLCA RR (HL) RR r8 RRC (HL) RR r8 RRCA RST f SBC A,HI SBC A,n8 SBC A,HI SBC A,R8 SCF SET n3,(HL) SLA r8 SRA (HL)	PC PC PC PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A PC A A Carry Flag Bit in Memory Bit in Register (HL) A,B,C,D,E,H,L A,B,C,	A,B,C,D,E,H,L Condition Flag (HL) A,B,C,D,E,H,L A,C,D,E,H,L B-bit integer A,B,C,D,E,H,L	R R R R R R R R R R R R R R R R R R R	5/2/2 R 4 2 2 1 1 3 2 2 4 4 2 2 1 1 3 2 2 R R 4 2 2 1 1 2 3 2 2 R R 4 2 2 2 1 1 2 R R R 1 2 2 2 R R 1 2 2 R 1 2	1 1 2 2 1 2 2 2 1 1 2 2 2 2 2 2 2 2 2 2	RANGE COMPANY STRING ST	CY   7   0   CY   CY   7   0   CY   CY   T   0   CY   CY   CY   CY   T   0   CY   CY   CY   CY   CY   CY   CY	-16   -15   -2   -2   -1   -15   -2   -2   -1   -15   -2   -1   -15   -2   -1   -15
RET CC RETI RL (HL) RL r8 RLA RLC (HL) RLC r8 RLCA RR (HL) RR r8 RRA RRC (HL) RR r8 RRCA RST f SBC A.(HL) SET n3.r8 SLA (HL) SET n3.r8 SLA (HL) SRA r8 SRA (HL) SRA r8 SRA (HL) SRL r8 SRA (HL) SRL r8 SRA (HL) SRL r8 STOP SUB r8 SUB (HL) SUB r8 SWAP (HL)	PC PC PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A A (HL) A,B,C,D,E,H,L A A Carry Flag Bit in Memory Bit in Register (HL) A,B,C,D,E,H,L A,A A A A A A A A A A A A A A A A A A	A,B,C,D,E,H,L Condition Flag (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L (HL) A,B,C,D,	N	5/2/2 R 4 2 2 R R 4 2 2 R R 4 2 2 R R 4 2 2 R R R 4 2 2 R R R R	1 1 2 1 1 2 2 2 1 1 2 2 2 2 2 2 2 2 2 2	RANGE COMPANY SPIT	CY   7   0   CY   CY   7   0   CY   CY   T   0   CY   CY   CY   CY   T   0   CY   CY   CY   CY   CY   CY   CY	-16   -15   -2   -1   -1   -1   -1   -1   -1   -1
RET CC RETI RL (HL) RL 18 RLA RLC (HL) RL 18 RLC 18 RLCA RR (HL) RR 18 RRA RRC (HL) RR 18 RRA RRC (HL) RC 18 RCA RST f SBC A.18 SBC A.18 SBC A.18 SCF 13.(HL) SET 13.18 SLA 18 SRA (HL) SRA 18 SRA (HL) SRA 18 STOP SUB 18 SUB 18 SUB 18 SWAP (HL) SWAP 18	PC PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A A A A Carry Flag Bit in Memory Bit in Register (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L	A,B,C,D,E,H,L Condition Flag (HL) A,B,C,D,E,H,L A,(HL) A,B,C,D,E,H,L A,(HL) A,B,C,D,E,H,L A,C,D,E,H,L A,C,D,E,H,L A,C,D,E,H,L (HL) A,B,C,D,E,H,L A,B,C	N	4 / 5 / 2 / 2 / 3 / 3 / 3 / 3 / 3 / 3 / 3 / 3	1 1 2 2 1 1 2 2 2 1 1 2 2 2 2 2 2 2 2 2	Rotates & Shift Comp	CY   7   0   CY   CY   7   0   CY   CY   T   0   CY   CY   CY   CY   T   0   CY   CY   CY   CY   CY   CY   CY	-16   -15   -2   -2   -1   -15   -2   -2   -1   -15   -2   -1   -15   -2   -1   -15
RET CC RETI RL (HL) RL r8 RLA RLC (HL) RLC r8 RLCA RR (HL) RR r8 RRA RRC (HL) RR r8 RRCA RST f SBC A.(HL) SET n3.r8 SLA (HL) SET n3.r8 SLA (HL) SRA r8 SRA (HL) SRA r8 SRA (HL) SRL r8 SRA (HL) SRL r8 SRA (HL) SRL r8 STOP SUB r8 SUB (HL) SUB r8 SWAP (HL)	PC PC PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A A (HL) A,B,C,D,E,H,L A A Carry Flag Bit in Memory Bit in Register (HL) A,B,C,D,E,H,L A,A A A A A A A A A A A A A A A A A A	A,B,C,D,E,H,L Condition Flag (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L (HL) A,B,C,D,	N	4 5 / 2 / 2   7   7   7   7   7   7   7   7   7	1 1 2 1 1 2 2 2 2 2 1 1 2 2 2 2 2 2 2 2	Rotates & Shift Comp	CY   7   0   CY	-16   -15   -2   -15   -2   -15   -2   -15   -2   -1   -15   -2   -1   -15   -
RET CC RETI RL (HL) RL 18 RLC (HL) RLC 18 RLCA RR (HL) RR 18 RRC (HL) RRC 18 RRCA RR (HL) SBC A,18 SBC A,(HL) SBC A,18 SBC A,18 SBC A,18 SCF SET 13,(HL) SLA 18 SRA (HL) SRA 18 SRA (HL) SRA 18 SRA (HL) SRL 18 SRA (HL) SRL 18 STOP SUB (HL) SUB 18 SWAP (HL) SWAP 18	PC PC PC PC PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A PC A A Carry Flag Bit in Memory Bit in Register (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L (HL) A A A (HL) A A A (HL) A,B,C,D,E,H,L A	A,B,C,D,E,H,L Condition Flag (HL) A,B,C,D,E,H,L A,C,D,E,H,L A,C,D,C,C,C,C,C A,C,C,C,C A,C,C,C A,C,C,C A,C,C A,C,C,		4 5 7 7 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	1 1 2 1 1 2 2 2 2 1 1 2 2 2 2 2 2 2 2 1 2 2 2 1 2 2 2 1 1 2 2 2 2 2 2 2 2 2 1 2 2 1 1 2 2 2 2 1 1 2 2 2 2 1 1 2 2 2 2 1 1 2 2 2 2 1 1 2 2 2 2 1 1 2 2 2 2 1 1 2 2 2 2 1 1 2 2 2 2 1 1 2 2 2 2 1 1 2 2 2 2 1 1 2 2 2 2 1 1 2 2 2 2 1 1 2 2 2 2 1 1 2 2 2 2 1 1 2	Rotates & Shift Comp	CY   7   0   CY	-16
RET CC RETI RL (HL) RL 18 RLA RLC (HL) RLC 18 RLCA RR (HL) RR 18 RRA RRC (HL) RRC 18 RRCA RST f SBC A.(HL) SBC A.(BL) SET 13.78 SBC A.HB S	PC PC PC PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A A (HL) A Carry Flag Bit in Memory Bit in Register (HL) A,B,C,D,E,H,L A,A A A A A A A A A A A A A A A A A A	A,B,C,D,E,H,L Condition Flag (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L (HL) A,B,C		4 5 / 2 / 2   7   7   7   7   7   7   7   7   7	1 1 2 1 1 2 2 2 2 2 1 1 2 2 2 2 2 2 2 2	Rotates & Shift Comp	CY   7   0   CY	-16   -15   -2   -2   -1   -15   -2   -2   -1   -15   -2   -1   -15   -2   -1   -15

Copyright © 1999 Otaku No Zoku. No part of this work may be sold for profit.

13	Register	Purpose	Comment	Bit	Addr	Range
giste	RAMG	RAM/Clock write protect	Write \$0A to enable		0000	1FFF
z E	ROMB	ROM Bank Select	\$00 to \$7F = Rom Bank #		2000	3 F F F
	?	RAM Bank/Clock Select	Note 1		4000	5FFF
ontroller	?	Clock latch	Note 2		6000	7 F F F
ŗ	SEC (\$08)	Seconds Counter			4000	
Ħ	M IN (\$09)	M inutes Counter			4000	
ပ္	HRS (\$0A)	Hours Counter			4000	
	DAYL (\$0B)	Day Counter	LSB of Day Counter		4000	
ory	DAYH (\$0C)	Day Counter/Control	MSB of Day Counter	0	4000	
em			Start/Stop Clock Counter	6	4000	
ĭ			Day Counter Carry (Note 3) Bank #. Values \$08 to \$0C se	7	4000	
^	1.1 001					of \$00
MB	Note 3 : Bit 7 of General Notes: 7	o access the clock counter	ta. ins set until zero is written to the RAM bank must first be e re required between each regis	nable		
M	Note 3 : Bit 7 of General Notes: 7	clock register DAYH rema To access the clock counter	ins set until zero is written to the RAM bank must first be e	nable	Addr	Range
ont:	Note 3: Bit 7 of General Notes: 7 Due to a slow M Register RAMG	clock register DAYH rema o access the clock counter BC3 interface 16T states at  Purpose  External RAM Select	ins set until zero is written to the RAM bank must first be e te required between each regis  Comment  Write \$0A to enable	nable ter ac	Addr 0000	Range 1FFF
Conti	Note 3: Bit 7 of General Notes: 7 Due to a slow M Register RAMG ROMBO	clock register DAYH rema o access the clock counter BC3 interface 16T states at  Purpose  External RAM Select ROM Bank Select	ins set until zero is written to the RAM bank must first be e re required between each regis  Comment Write SOA to enable LSB of ROM Bank #	nable ter ac	Addr 0000 2000	Range 1FFF 2FFF
ory Conti	Note 3: Bit 7 of General Notes: 7 Due to a slow M Register RAM G ROM BO ROM B1	clock register DAYH rema o access the clock counter BC3 interface 16T states as  Purpose External RAM Select ROM Bank Select ROM Bank Select	ins set until zero is written to the RAM bank must first be e re required between each regis  Comment  Write SOA to enable LSB of ROM Bank # MSB of ROM Bank #	nable ter ac Bit	Addr 0000 2000 3000	Range 1 FFF 2 FFF 3 FFF
	Note 3 : Bit 7 of General Notes: 7 Due to a slow M Register RAMG ROMBO ROMBI RAMB	clock register DAYH rema o access the clock counter BC3 interface 16T states at  Purpose External RAM Select ROM Bank Select ROM Bank Select RAM Bank Select	ins set until zero is written to the RAM bank must first be e re required between each regis  Comment Write SOA to enable LSB of ROM Bank #	Bit  0 0-3	Addr 0000 2000 3000 4000	Range 1 FFF 2 FFF 3 FFF

3	Register	Purpose	Comment	Bit	Addr	Range
٦ ا	RAMG	External RAM Select	Write \$0A to enable		0000	1FFF
٦ [	ROMB0	ROM Bank Select	LSB of ROM Bank #		2000	2FFF
ç	ROMB1	ROM Bank Select	MSB of ROM Bank #	0	3000	3FFF
Ĭ	RAMB	RAM Bank Select	RAM Bank # (Note 1)	0 - 3	4000	5FFF
Z I	0 137 7		1 111 0111 1 11			

Г	Г	ďε	vram_addr = 0x9800	( '	ram_addr & 0x0300); get msb of vram addr vram is \$9800 to \$9BFF add on start of vram store msb of vram addr	
	a	Ζ̈́	LD A,[vram_addr_MSB]	;	get msb of vram addr	(4)
	Vertical	$\subseteq$	AND \$03	;	vram is \$9800 to \$9BFF	(2)
	Ş.	Ą	OR \$98	;	add on start of vram	(2)
ı	ľ	Ϋ́	LD [vram_addr_MSB],A	;	store msb of vram addr	(4)
ı			vram_addr = (vram_add	lr	& 0xFFE0)   (vram_addr &	0x1F)
	Horizontal VRAM Wrap		LD A,[vram_addr_LSB]	;	get lsb of vram addr	(4)
	Σ		LD B,A	;	copy lsb of vram addr	(1)
	I≾		AND \$E0	;	mask row start addr	(2)
	=		LD C,A	;	save result	(1)
	tal		LD A,B	;	get lsb of vram addr	(1)
	l o		AND \$1F	;	calculate col offset	(1)
L	ΙΞ		OR C	;	add row start addr	(1)
ş	Ĭ				store lsb of vram addr	(4)
2	≱			′/	row = row & 0x1F ;	
5	Col/Row	rap	LD A,[col] AND \$1F		get column (or row)	(4)
Œ	3			;	keep it inside of vram	(2)
Handling VRAM	$^{\circ}$		LD [col],A	;	store column (or row)	(4)
臣			vram_addr = 0x9800	_	col   ((UWORD)(row) << 5))	;
	l.		LD A,[row]	;	3	(4)
	PP		SWAP	;	x 16	(2)
	1		RLC		x 32 save result for later	(2)
	Ā		LD C,A AND \$03		calc msb yram row start	(1)
	12		ADD \$98		add start of vram	(2)
	ľ.		ADD \$98 LD B,A		set msb of vram ptr	(1)
	L <sub>2</sub>					
	ĭ				-	
l	Sow To		LD A,\$E0	;	Lsb vram row start mask	(2)
l	& Row To		LD A,\$E0 AND C	; ;	Lsb vram row start mask calc lsb vram row start	(2)
	ol & Row To		LD A,\$E0 AND C LD C,A	;;	Lsb vram row start mask calc lsb vram row start save lsb vram row start	(2) (1) (1)
	Col & Row To VRAM Addr		LD A,\$E0 AND C LD C,A LD A,[col]	;;	Lsb vram row start mask calc lsb vram row start save lsb vram row start get column	(2) (1) (1) (4)
	Col & Row To		LD A,\$E0 AND C LD C,A	;;;;	Lsb vram row start mask calc lsb vram row start save lsb vram row start	(2) (1) (1)
	Col & Row To		LD A,\$E0 AND C LD C,A LD A,[col] ADD C	;;;;	Lsb vram row start mask calc lsb vram row start save lsb vram row start get column add lsb vram row start	(2) (1) (1) (4) (1)

Feature	~ mA
dle Consumption	55
Audio	15.5
No Halt	3.5
2x CPU	7.5
IR Receive	2
IR Transmit	107
Audio, No Halt, 2x CPU	83
Everything	162

lal		Bit	;	Meaning
퉏		15		Unused
ŭ	14	-	10	Blue colour value (0 to 31)
æ	9	-	5	Green colour value (0 to 31)
K	4	-	0	Red colour value (0 to 31)
Ľ	_		_	red colour value (0 to 31)

Bandai TAMA 5 HuC 3

	Checksum LSB	014F
	Checksum MSB	014E
	Complement	014D
	Mask ROM Ver	014C
l.	Old Maker Code	014B
art Header	Destination Code	014A
a	External RAM Size	0149
I e	ROM Size	0148
	Cart Type	0147
ᇣ	SGB Function	0146
Ü	Maker Code LSB	0145
	Maker Code MSB	0144
	Colour	0143
	Game Title	0134
	Nintendo Logo	0104
	JP \$XXXX	0101
	NOP	0100
ze l	00 None	

		υι ψιιιιιι					
н.		NOP		010			
1							
Size	0.0	None					
2	01	16Kb	2KB	1			
E	0.2	64Kb	8 K B	1			
K A M	0.3	256Kb	32KB	4			
ľ	0 6	1Mb	128KB	16			
ш							
н.	0 0	256Kb	32KB	2			
ш	01	512Kb	64KB	4			

	0 0	256Kb	32KB	2
	01	512Kb	64KB	4
	02	1Mb	128KB	8
Sizes	0 3	2Mb	256KB	16
iz	0 4	4Mb	512KB	3 2
	0 5	8Mb	1MB	64
ROM	0 6	16Mb	2MB	128
	07	32Mb	4 M B	256
	8 0	64Mb	8MB	512
	52	9 M b	1.1MB	7 2
	5 3	10Mb	1.2MB	8 0
	5 4	12Mb	1.5MB	96
1 1				

P1	Purpose	Comment P1F 5	337	Bit 5	Addr FF00
	Read Jovpad Info	P1F 4	W	4	1100
		PIF 3	R	3	
		P1F 2 P1F 1	R R	2	
		P1F_0	R	0	
SB	Serial Transfer Data		R/W		FF01
SC	Serial I/O Control		R/W		FF02
DIV TIMA	Timer Divider Timer Counter		R/W R/W		FF04 FF05
TMA	Timer Modulo		R/W		FF06
TAC	Timer Control	Timer start/stop	R/W	2	FF07
IF	Interrupt Flag	Timer speed	R/W R/W	0-1	FF0F
LCDC	Interrupt Flag LCD Control	LCD On/Off	R/W	7	FF40
		Window Addr	R/W	6	
		Window On/Off	R/W	5 3-4	
		Background Addr Object Size	R/W R/W	2	
		Object On/Off	R/W	1	
om i m	I OD O	Background On/Off	R/W	0	
STAT	LCD Status	LYCEQULY Coincidence Mode 10	R/W R/W	6 5	FF41
		Mode 01 (V-Blank)	R/W	4	
		Mode 00 (H-Blank)	R/W	3	
		Coincidence Flag OAM/VRAM Lock	R/W R/W	2	$\vdash$
SCY	Scroll Screen Y	Horizontal scroll	R/W	0 1	FF42
SCX	Scroll Screen X LCDC Y-Coord	Vertical scroll	R/W		FF43
LY LYC	LCDC Y-Coord		R/W		FF44 FF45
DMA	LY Compare DMA Transfer		R/W R/W		FF46
BGP	BG Palette Data		R/W		FF47
OBP0	Obj Palette 0 Data		R/W		FF48
OBP1 WY	Obj Palette 1 Data Window Y Pos		R/W R/W		FF49 FF4A
WX	Window Y Pos Window X Pos		R/W		FF4B
KEY1	CPU Speed Select	GBC only	R/W		FF4D
VBK	VRAM Bank Select	GBC only	R/W		FF4F
	HBL General DMA HBL General DMA	GBC only GBC only	R/W R/W		FF51 FF52
HDMA3	HBL General DMA	GBC only	R/W		FF53
	HBL General DMA	GBC only	R/W		FF54
	HBL General DMA	GBC only	R/W		FF55
RP BCPS	Infrared Comms Bkg Colour Index	GBC only GBC only	R/W R/W		FF56 FF68
BCPD	Bkg Colour Data	GRC only	R/W		FF69
OCPS	Obj Colour Index	GBC only GBC only	R/W		FF6A
OCPD	Obj Colour Data	GBC only	R/W		FF6B
SVBK IE	RAM Bank Select Interrupt Enable	GBC only HILO Transition	R/W R/W	4	FF70 FFFF
IL.	interrupt Enable	Serial I/O Transfer Done	R/W	3	PPPP
		Timer Overflow	R/W	2	
		LCDC	R/W	1	
NR10	Audio Sweep	VBL Sweep time	R/W R/W	0 4-6	FF10
		Sweep increase/decrease	R/W	3	
		Sweep shift	R/W		
NR11	Audio Chan #1	Wave pattern duty	R/W R/W		FF11
NR12	Envelope Chan #1	Sound length data Initial value of envelope	R/W		FF12
		Envelope Up/Down	R/W	3	
NTD 4.0	0 17 "4	Number of envelope sweep	R/W	0-2	
NR13 NR14	Sound Freq #1 Sound Freq #1	Frequency LSB Initialise	W	7	FF13 FF14
INIX14	Sound Freq #1	Counter/consecutive	W	6	PPIT
		Frequency significant 3	W	0-2	
NR21	Audio Chan #2	Wave pattern duty	R/W		FF16
NR22	Envelope Chan #2	Sound length data Initial value of envelope	R/W R/W		FF17
IVIXZZ	Envelope Chan #2	Envelope Up/Down	R/W		TT I
		Number of envelope sweep	R/W		
NR23	Sound Freq #2	Frequency LSB	W	7	FF18
NR24	Sound Freq #2	Initialise Counter/consecutive	W	. /	DD10
			W		FF19
		Frequency significant 3	W	6	
NR30	Audio Chan #3	Frequency significant 3 Sound On/Off	W R/W		FF1A
NR31	Sound Len #2	Frequency significant 3 Sound On/Off Sound length	W R/W R/W	6 0-2 7	FF1A FF1B
NR31 NR32	Sound Len #2 Volume #3	Frequency significant 3 Sound On/Off Sound length Select output level	W R/W R/W	6 0-2 7	FF1A
NR31	Sound Len #2	Frequency significant 3 Sound On/Off Sound length Select output level Frequency LSB Initialise	R/W R/W R/W W	6 0-2 7 5-6	FF1A FF1B FF1C
NR31 NR32 NR33	Sound Len #2 Volume #3 Sond Freq #3	Frequency significant 3 Sound On/Off Sound length Select output level Frequency LSB Initialise Counter/consecutive	W R/W R/W R/W W W	6 0-2 7 5-6	FF1A FF1B FF1C FF1D
NR31 NR32 NR33 NR34	Sound Len #2 Volume #3 Sond Freq #3 Sound Freq #3	Frequency significant 3 Sound On/Off Sound length Select output level Frequency LSB Initialise Counter/consecutive Frequency significant 3	W R/W R/W R/W W W	6 0-2 7 5-6 7 6 0-2	FF1A FF1B FF1C FF1D FF1E
NR31 NR32 NR33 NR34 NR41	Sound Len #2 Volume #3 Sond Freq #3 Sound Freq #3 Sound Len #4	Frequency significant 3 Sound On/Off Sound length Select output level Frequency LSB Initialise Counter/consecutive Frequency significant 3 Sound length	R/W R/W R/W W W W W R/W	6 0-2 7 5-6 7 6 0-2 0-5	FF1A FF1B FF1C FF1D FF1E
NR31 NR32 NR33 NR34	Sound Len #2 Volume #3 Sond Freq #3 Sound Freq #3	Frequency significant 3 Sound On/Off Sound length Select output level Frequency LSB Initialise Counter/consecutive Frequency significant 3	W R/W R/W R/W W W	6 0-2 7 5-6 7 6 0-2 0-5 4-7	FF1A FF1B FF1C FF1D FF1E
NR31 NR32 NR33 NR34 NR41 NR42	Sound Len #2 Volume #3 Sond Freq #3 Sound Freq #3 Sound Len #4 Envelope #4	Frequency significant 3 Sound On/Off Sound length Select output level Frequency LSB Initialise Counter/consecutive Frequency significant 3 Sound length Initial value of envelope Envelope Up/Down Number of envelope sweep	W R/W R/W W W W W R/W R/W R/W	6 0-2 7 5-6 7 6 0-2 0-5 4-7 3 0-2	FF1A FF1B FF1C FF1D FF1E FF20 FF21
NR31 NR32 NR33 NR34 NR41	Sound Len #2 Volume #3 Sond Freq #3 Sound Freq #3 Sound Len #4	Frequency significant 3 Sound On/Off Sound length Select output level Frequency LSB Initialise Counter/consecutive Frequency significant 3 Sound length Initial value of envelope Envelope Up/Down Number of envelope sweep Clock freq of polynomial	W R/W R/W W W W W R/W R/W R/W	6 0-2 7 5-6 7 6 0-2 0-5 4-7 3 0-2 4-7	FF1A FF1B FF1C FF1D FF1E FF20 FF21
NR31 NR32 NR33 NR34 NR41 NR42	Sound Len #2 Volume #3 Sond Freq #3 Sound Freq #3 Sound Len #4 Envelope #4	Frequency significant 3 Sound On/Off Sound length Select output level Frequency LSB Initialise Counter/consecutive Frequency significant 3 Sound length Initial value of envelope Envelope Up/Down Number of envelope sweep Clock freq of polynomial	W R/W R/W W W W W R/W R/W R/W	6 0-2 7 5-6 7 6 0-2 0-5 4-7 3 0-2 4-7 3	FF1A FF1B FF1C FF1D FF1E FF20 FF21
NR31 NR32 NR33 NR34 NR41 NR42	Sound Len #2 Volume #3 Sond Freq #3 Sound Freq #3 Sound Len #4 Envelope #4	Frequency significant 3 Sound On/Off Sound length Select output level Frequency LSB Initialise Counter/consecutive Frequency significant 3 Sound length Initial value of envelope Envelope Up/Down Number of envelope sweep Clock freq of polynomial Selection of polynomial Selection of polynomial Selection of dividing ratio	W   R/W   R/W   W   W   W   R/W	6 0-2 7 5-6 7 6 0-2 0-5 4-7 3 0-2 4-7 3 0-2	FF1A FF1B FF1C FF1D FF1E FF20 FF21
NR31 NR32 NR33 NR34 NR41 NR42 NR43	Sound Len #2 Volume #3 Sond Freq #3 Sound Freq #3 Sound Len #4 Envelope #4 Audio Counter	Frequency significant 3 Sound On/Off Sound length Select output level Frequency LSB Initialise Counter/consecutive Frequency significant 3 Sound length Initial value of envelope Envelope Up/Down Number of envelope sweep Clock freq of polynomial Selection of polynomial Selection of dividing ratio Initialise audio Counter/consecutive	W   R/W   R/W   W   W   W   R/W	6 0-2 7 5-6 0-2 0-5 4-7 3 0-2 4-7 3 0-2 7 6	FF1A FF1B FF1C FF1D FF1E FF20 FF21 FF22
NR31 NR32 NR33 NR34 NR41 NR42	Sound Len #2 Volume #3 Sond Freq #3 Sound Freq #3 Sound Len #4 Envelope #4 Audio Counter	Frequency significant 3 Sound On/Off Sound length Select output level Frequency LSB Initialise Counter/consecutive Frequency significant 3 Sound length Initial value of envelope Envelope Up/Down Number of envelope sweep Clock freq of polynomial Selection of polynomial Selection of dividing ratio Initialise audio Counter/consecutive Vin→ SO2 On/Off	W   R/W   R/W   W   W   W   R/W	6 0-2 7 5-6 0-2 0-5 4-7 3 0-2 4-7 3 0-2 7 6	FF1A FF1B FF1C FF1D FF1E FF20 FF21
NR31 NR32 NR33 NR34 NR41 NR42 NR43	Sound Len #2 Volume #3 Sond Freq #3 Sound Freq #3 Sound Len #4 Envelope #4 Audio Counter	Frequency significant 3 Sound On/Off Sound length Select output level Frequency LSB Initialise Counter/consecutive Frequency significant 3 Sound length Initial value of envelope Envelope Up/Down Number of envelope sweep Clock freq of polynomial Selection of polynomial Selection of dividing ratio Initialise audio Counter/consecutive Vin→ SO2 On/Off SO2 ouput volume	W   R/W   R/W   W   W   W   R/W	6 0-2 7 5-6 7 6 0-2 0-5 4-7 3 0-2 4-7 7 6 7 4-6	FF1A FF1B FF1C FF1D FF1E FF20 FF21 FF22
NR31 NR32 NR33 NR34 NR41 NR42 NR43 NR44 NR50	Sound Len #2 Volume #3 Sond Freq #3 Sound Freq #3 Sound Len #4 Envelope #4 Audio Counter  Audio Control Channel Control	Frequency significant 3 Sound On/Off Sound length Select output level Frequency LSB Initialise Counter/consecutive Frequency significant 3 Sound length Initial value of envelope Envelope Up/Down Number of envelope sweep Clock freq of polynomial Selection of polynomial Selection of dividing ratio Initialise audio Counter/consecutive Vin→ SO2 On/Off SO2 ouput volume Vin→ SO1 On/Off SO1 ouput volume	W   R/W   R/W   W   W   W   W   W   W   W   W   W	6 0-2 7 5-6 7 6 0-2 0-5 4-7 3 0-2 4-7 7 6 7 4-6 3 0-2	FF1A FF1B FF1C FF1D FF1E FF20 FF21 FF22 FF23
NR31 NR32 NR33 NR34 NR41 NR42 NR43	Sound Len #2 Volume #3 Sond Freq #3 Sound Freq #3 Sound Len #4 Envelope #4 Audio Counter	Frequency significant 3 Sound On/Off Sound length Select output level Frequency LSB Initialise Counter/consecutive Frequency significant 3 Sound length Initial value of envelope Envelope Up/Down Number of envelope sweep Clock freq of polynomial Selection of polynomial Selection of dividing ratio Initialise audio Counter/consecutive Vin → SO2 On/Off SO2 ouput volume Vin → SO1 op/In/Off SO3 ouput volume Output sound 4 to SO2	W   R/W   R/W   R/W   W   W   W   W   R/W   R/	6 0-2 7 5-6 0-2 0-5 4-7 3 0-2 4-7 7 6 7 4-6 3 0-2 7	FF1A FF1B FF1C FF1D FF1E FF20 FF21 FF22
NR31 NR32 NR33 NR34 NR41 NR42 NR43 NR44 NR50	Sound Len #2 Volume #3 Sond Freq #3 Sound Freq #3 Sound Len #4 Envelope #4 Audio Counter  Audio Control Channel Control	Frequency significant 3 Sound On/Off Sound length Select output level Frequency LSB Initialise Counter/consecutive Frequency significant 3 Sound length Initial value of envelope Envelope Up/Down Number of envelope sweep Clock freq of polynomial Selection of polynomial Selection of polynomial Selection of polynomial Selection of Sounding ratio Initialise audio Counter/consecutive Vin → SO2 On/Off SO2 output volume Vin → SO1 On/Off SO1 output volume Output sound 4 to SO2 Output sound 3 to SO2	W R/W R/W W W W W R/W R/W R/W R/W R/W R/	6 0-2 7 5-6 7 6 0-2 0-5 4-7 3 0-2 7 4-6 7 4-6 3 0-2	FF1A FF1B FF1C FF1D FF1E FF20 FF21 FF22 FF23
NR31 NR32 NR33 NR34 NR41 NR42 NR43 NR44 NR50	Sound Len #2 Volume #3 Sond Freq #3 Sound Freq #3 Sound Len #4 Envelope #4 Audio Counter  Audio Control Channel Control	Frequency significant 3 Sound On/Off Sound length Select output level Frequency LSB Initialise Counter/consecutive Frequency significant 3 Sound length Initial value of envelope Envelope Up/Down Number of envelope Sweep Clock freq of polynomial Selection of polynomial Selection of polynomial Selection of Johnomial Sol Output volume Output sound 4 to SO2 Output sound 2 to SO2	W R/W R/W W W W W R/W R/W R/W R/W R/W R/	6 0-2 7 5-6 7 6 0-2 0-5 4-7 3 0-2 4-7 6 7 4-6 3 0-2 7 6 5	FF1A FF1B FF1C FF1D FF1E FF20 FF21 FF22 FF23
NR31 NR32 NR33 NR34 NR41 NR42 NR43 NR44 NR50	Sound Len #2 Volume #3 Sond Freq #3 Sound Freq #3 Sound Len #4 Envelope #4 Audio Counter  Audio Control Channel Control	Frequency significant 3 Sound On/Off Sound length Select output level Frequency LSB Initialise Counter/consecutive Frequency significant 3 Sound length Initial value of envelope Envelope Up/Down Number of envelope sweep Clock freq of polynomial Selection of polynomial Selection of polynomial Selection of polynomial Selection of Sounding ratio Initialise audio Counter/consecutive Vin-> SO2 On/Off SO2 output volume Vin-> SO1 On/Off SO1 output volume Output sound 4 to SO2 Output sound 3 to SO2 Output sound 1 to SO2 Output sound 1 to SO2 Output sound 1 to SO2 Output sound 4 to SO1	W R/W R/W W W W W W R/W R/W R/W R/W R/W	6 0-2 7 5-6 7 6 0-2 4-7 3 0-2 4-7 6 7 4-6 7 4-6 5 4-3	FF1A FF1B FF1C FF1D FF1E FF20 FF21 FF22 FF23
NR31 NR32 NR33 NR34 NR41 NR42 NR43 NR44 NR50	Sound Len #2 Volume #3 Sond Freq #3 Sound Freq #3 Sound Len #4 Envelope #4 Audio Counter  Audio Control Channel Control	Frequency significant 3 Sound On/Off Sound length Select output level Frequency LSB Initialise Counter/consecutive Frequency significant 3 Sound length Initial value of envelope Envelope Up/Down Number of envelope Sweep Clock freq of polynomial Selection of polynomial Selection of dividing ratio Initialise audio Counter/consecutive Vin→SO2 On/Off SO2 ouput volume Vin→SO1 On/Off SO1 ouput volume Output sound 4 to SO2 Output sound 2 to SO2 Output sound 1 to SO2 Output sound 3 to SO3	W R/W R/W W W W R/W R/W R/W R/W R/W R/W	6 0-2 7 5-6 0-2 0-5 4-7 3 0-2 4-7 7 4-6 3 0-2 7 6 5 4 3	FF1A FF1B FF1C FF1D FF1E FF20 FF21 FF22 FF23
NR31 NR32 NR33 NR34 NR41 NR42 NR43 NR44 NR50	Sound Len #2 Volume #3 Sond Freq #3 Sound Freq #3 Sound Len #4 Envelope #4 Audio Counter  Audio Control Channel Control	Frequency significant 3 Sound On/Off Sound length Select output level Frequency LSB Initialise Counter/consecutive Frequency significant 3 Sound length Initial value of envelope Envelope Up/Down Number of envelope Envelope Up/Down Number of envelope sweep Clock freq of polynomial Selection of polynomial Selection of dividing ratio Initialise audio Counter/consecutive Vin→ SO2 On/Off SO2 ouppt volume Vin→ SO1 On/Off SO1 ouppt volume Output sound 4 to SO2 Output sound 3 to SO2 Output sound 1 to SO2 Output sound 3 to SO2 Output sound 3 to SO1 Output sound 2 to SO2	W R/W R/W W W W W R/W R/W R/W R/W R/W R/	6 0-2 7 5-6 0-2 0-5 4-7 3 0-2 7 4-6 3 0-2 7 6 6 7 4-6 3 0-2 1 1	FF1A FF1B FF1C FF1D FF1E FF20 FF21 FF22 FF23
NR31 NR32 NR33 NR34 NR41 NR42 NR43 NR44 NR50 NR50	Sound Len #2 Volume #3 Sond Freq #3 Sound Freq #3 Sound Len #4 Envelope #4 Audio Counter  Audio Control Channel Control	Frequency significant 3 Sound On/Off Sound length Select output level Frequency LSB Initialise Counter/consecutive Frequency significant 3 Sound length Initial value of envelope Envelope Up/Down Number of envelope sweep Clock freq of polynomial Selection of polynomial Selection of polynomial Selection of polynomial Selection of Folynomial Selection of Solomorial Selection of Solomorial Solomoriconsecutive Vin > SO2 On/Off SO2 output volume Output sound 4 to SO2 Output sound 4 to SO2 Output sound 1 to SO2 Output sound 1 to SO2 Output sound 1 to SO2 Output sound 3 to SO1 Output sound 4 to SO1 Output sound 3 to SO1 Output sound 4 to SO1 Output sound 4 to SO1 Output sound 5 to SO1 Output sound 5 to SO1 Output sound 5 to SO1 Output sound 6 to SO1	W R/W R/W W W R/W R/W R/W R/W R/W R/W R/	6 0-2 7 5-6 0-2 0-5 4-7 3 0-2 4-7 3 0-2 7 6 7 4-6 3 0-2 7 6 5 4-3 3 0-2 1 1 0-2 1 0 0 0-2 1 0 0-2 1 0 0 0-2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	FF1A FF1B FF1C FF1D FF1E FF22 FF23 FF23 FF24
NR31 NR32 NR33 NR34 NR41 NR42 NR43 NR44 NR50	Sound Len #2 Volume #3 Sond Freq #3 Sound Freq #3 Sound Len #4 Envelope #4 Audio Counter  Audio Control Channel Control	Frequency significant 3 Sound On/Off Sound length Select output level Frequency LSB Initialise Counter/consecutive Frequency significant 3 Sound length Initial value of envelope Envelope Up/Down Number of envelope Envelope Up/Down Number of envelope sweep Clock freq of polynomial Selection of polynomial Selection of polynomial Selection of folynomial Selection of John of polynomial Selection of John of polynomial Selection of John of Sol On/Off SO2 output volume Vin SO2 On/Off SO1 On/Off SO1 Output sound 4 to SO2 Output sound 3 to SO2 Output sound 1 to SO2 Output sound 1 to SO2 Output sound 2 to SO2 Output sound 2 to SO1	R/W R/W W W R/W R/W R/W R/W R/W R/W R/W	6 0-2 7 5-6 0-2 0-5 4-7 3 0-2 7 6 7 4-6 3 0-2 7 6 5 4 4-7 3 0-2 7 6 7 4-7 3 0-2 7 7 6 7 6 7 7 6 7 7 8 7 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	FF1A FF1B FF1C FF1D FF1E FF20 FF21 FF22 FF23
NR31 NR32 NR33 NR34 NR41 NR42 NR43 NR44 NR50 NR50	Sound Len #2 Volume #3 Sond Freq #3 Sound Freq #3 Sound Len #4 Envelope #4 Audio Counter  Audio Control Channel Control	Frequency significant 3 Sound On/Off Sound length Select output level Frequency LSB Initialise Counter/consecutive Frequency significant 3 Sound length Initial value of envelope Envelope Up/Down Number of envelope Envelope Sweep Clock freq of polynomial Selection of polynomial Selection of polynomial Selection of polynomial Selection of Johnomial Sol Ounter/consecutive Vin-> SOI On/Off SOI Output sound 4 to SOI Output sound 2 to SOI Output sound 4 to SOI Output sound 3 to SOI Output sound 4 to SOI Output sound 3 to SOI Output sound 5 to SOI All Channels 50n/Off Channel #4 On/Off Channel #3 On/Off	W R/W R/W W W W R/W R/W R/W R/W R/W R/W	6 0-2 7 5-6 0-2 0-5 4-7 3 0-2 4-7 4-6 7 4-6 3 0-2 7 6-5 4 3 2 1 0 7	FF1A FF1B FF1C FF1D FF1E FF22 FF23 FF23 FF24
NR31 NR32 NR33 NR34 NR41 NR42 NR43 NR44 NR50 NR50	Sound Len #2 Volume #3 Sond Freq #3 Sound Freq #3 Sound Len #4 Envelope #4 Audio Counter  Audio Control Channel Control	Frequency significant 3 Sound On/Off Sound length Select output level Frequency LSB Initialise Counter/consecutive Frequency significant 3 Sound length Initial value of envelope Envelope Up/Down Number of envelope Envelope Up/Down Number of envelope sweep Clock freq of polynomial Selection of polynomial Selection of polynomial Selection of folynomial Selection of John of polynomial Selection of John of polynomial Selection of John of Sol On/Off SO2 output volume Vin SO2 On/Off SO1 On/Off SO1 Output sound 4 to SO2 Output sound 3 to SO2 Output sound 1 to SO2 Output sound 1 to SO2 Output sound 2 to SO2 Output sound 2 to SO1	R/W R/W W W R/W R/W R/W R/W R/W R/W R/W	6 0-2 7 5-6 0-2 0-5 4-7 3 0-2 4-7 6 7 4-6 3 0-2 7 6 5 4 4 7 4 1 0-5 1 1 0-5 1 1 1 0-7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	FF1A FF1B FF1C FF1D FF1E FF22 FF23 FF23 FF24

Register

Purpose

Comment

Bit Addr

I۲I	ik Transmit	107		
اعا	Audio, No Halt, 2x CPU	83		
	Everything	162		
H				
ı	Do not switch ROM Ban	\$4000-\$7FFF		
	DMA source addr is in the			
	Do not switch RAM Ban	ks if the	;	\$D000-\$DFFF
ı	DMA source addr is in the	ne high l	RAM	
	Do not switch VRAM Ba	nks unt	il	\$8000-\$9FFF
	HDMA has completed.			
	Source & Destination add	dress m	ıst be	\$xx00
	256-byte aligned.			
ı	HALT cannot be used wl	hile a H	DMA	
١.,	transfer is taking place.			
Ę	Screen must be enabled f	or a HD	MA	1
Ě	transfer to take place.			
2	Screen must be enabled f transfer to take place. HDMA must complete be is initiated or HDMA reg	efore an	other	
Æ	is initiated or HDMA reg	isters al	tered	
⊴	is initiated or HDMA reg Fransfer length must be o bytes, \$82=48 bytes, \$83	correct.	\$80=	16 bytes, \$81=32
I≅	bytes, \$82=48 bytes, \$83	= 64by	tes	
r	Bit 7 of HDMA 5 is clear	r during		\$FF55
	HDMA transfer, set on co	ompletion	on.	
	GDMA is only reliable d	uring V	BL	
	when LCD is enabled.			
ı	CPU halts until GDMA o	complete	es.	1
ı				
	GDMA transfer time in 1	xCPU 1	node.	220+n*7.63µs
	n = # of 16-byte blocks to	o transfe	er.	'
	GDMA transfer time in 2	xCPU 1	node.	110+n*7.63µs
	n = # of 16-byte blocks to	o transfe	er.	

	BC contains 16-bit unsigned value							
A < const	LD	A,B	; get MSB of value					
	CP	MSB_of_constant	; compare with MSB of constant					
	JR	NZ,is_greater	; not equal, test for greater than					
	LD	A,C	; get LSB of value					
	CP	LSB_of_constant	; compare with LSB of constant					
	is_greater:							
	JR	NC, not_less_than	; LSB/MSB not less than, expr not equal					
	CALL	condition_true						
	not_less_than:							
A = const	LD		; get LSB of value					
			; compare with LSB of constant					
	JR	NZ,not_equal	; not equal, condition failed					
	LD		; get MSB of value					
	CP	MSB_of_constant	; compare with MSB of constant					
			; LSB/MSB not less than, expr not equal					
	CALL	condition_true						
	not_equal							
A <= const	1	A,B						
		MSB_of_constant						
		NZ,is_less_than						
	LD	A,C						
	CP	LSB_of_constant						
	is_less_than:							
	JR	C,not_lt_or_eq						
	CALL	condition_true						
	not_lt_or	_eq:						

Note	GB	KHz	Note	GB	KHz
C 0		8.176		1650	329.63
C# 0		8.662		1673	349.23
D 0	1	9.177		1694	369.99
D# 0	$\vdash$	9.723	G 5	1714	391.99
E 0	$\vdash$	10.301		1732	415.31
	-	10.301	G# 3	1750	410.0
F0		10.913	A 5		440.00
F# 0			A# 5	1767	466.16
G 0		12.250	B 5	1783	493.88
G# 0		12.978		1798	523.25
A 0		13.750	C# 6	1812	554.37
A# 0		14.568		1825	587.33
B 0		15.434	D# 6	1837	622.25
C 1		16.352	E 6	1849	659.26
C# 1		17.324	F6	1860	698.46
D 1		18.354	F# 6	1871	739.99
D# 1	1	19.445	G 6	1881	783.99
E 1		20.601	G# 6	1890	830.63
F1	$\vdash$	21.826	O# 0	1899	880.00
F# 1	$\vdash$	23.124		1907	932.32
	$\vdash$			1915	932.32
G 1	$\vdash$	24.499			987.7
G# 1	$\vdash \vdash$	25.956	C 7	1923	1010.
A 1	lacksquare	27.500		1930	1108.7
A# 1	$oxed{\Box}$	29.135		1936	1174.7
B 1		30.867		1943	1244.5
C 2		32.703		1949	1318.5
C# 2		34.648		1954	1396.9
D 2		36.708	F# 7	1959	1480.0
		38.890	G 7	1964	1568.0
One Conversion Table E 2 F# 2 G 2 G# 2 A 2 A# 2		41.203	G# 7	1969	1661.2
EF2		43.653		1974	1760.0
	1	46.249		1978	1864.7
G 2		48.999	D 7	1982	1975.5
E C# 2	<del>                                     </del>	51.913	D /	1985	2093.0
5 G# 2 A 2	$\vdash$	55.000			2217.5
9 A Z	$\vdash$	58.270		1988 1992	2349.3
<b>A#</b> 2		58.270	D 8		
⊟ <u>Β 2</u>	l l	61.735	D# 8	1995	2489.0
C 3	44	65.406	E 8	1998	2637.0
C# 3	156	69.295		2001	2793.8
D 3	262	73.416	F# 8	2004	2960.0
D# 3	363	77.781	G 8	2006	3136.0
E 3	457	82.406	G# 8	2009	3322.4
F 3	547	87.307	A 8	2011	3520.0
F# 3	631	92.499	A# 8	2013	3729.3
G 3	710	97.998		2015	3951.
G# 3	786	103.82			4186.0
A 3	854	110.00			4434.9
A# 3	923	116.54			4698.6
В 3	986	123.47	D# 0		4978.0
C 4	1046	130.81	E 9	-	5274.0
	1102	138.59	E 0	<b>—</b>	
C# 4		146.09	F 9		5587.° 5919.9
D 4	1155	146.83			
D# 4	1205	155.56	G 9		6271.9
E 4	1253	164.81	G# 9		6644.9
F 4	1297	174.61	D# 9		7040.0
F# 4	1339	184.99			7458.
G 4	1379	195.99			7902.3
G# 4	1417	207.65			8372.0
A 4	1452	220.00			8869.8
A# 4	1486	233.08			9397.3
B 4	1517	246.94			9956.
C 5	1546	261.63			10548.1
C# 5	1575	277.18		<b>—</b>	11175.3
	1602	293.66	G# 9	_	11839.8
D 5	1602	311.13			
D# 5					12543.9

## OTAKU NO GAMEBOY

Please submit all conments/corrections to otaku@weirdness.com

Copyright © 1999 Otaku No Zoku. No part of this work may be sold for profit.