HADC A (III.)	Destination	Source	ZNI	C Clk		П	ADC x,y Add Y+CY to x
ADC A,(HL) ADC A,n8	A A	(HL) 8-bit integer	ROR	R 2	1 2		ADD x,y Add y to x $RL \qquad CY \qquad -7 \qquad -0 \qquad = 8 \qquad A <= B^{\text{JP C}}, \text{yes}$
ADC A,r8	A	A,B,C,D,E,H,L	R O R	R 1	1	Ш	AND x AND x to A BIT b.x Test bit b of x RLC CY T T 0 T Z, yes RLC CY T T 0 T Z, yes
ADD A,(HL) ADD A,n8	A A	(HL) 8-bit integer	ROR ROR	R 2		Ш	CALL x, [condition c is true call subroutine at x 2 RR X Y Y Y Y Y Y Y Y Y
ADD A,r8	A	A,B,C,D,E,H,L	R O R	R 1	1	Ш	CCC Complement arm flor
ADD HL,r16 ADD SP,e8	HL SP	BC,DE,SP 8-bit offset	0 R	R 2		Ш	CP x Compare A with x RRC 7 0 CY 2 NZ, yes
AND (HL)	A	(HL)	R 0 1	0 2	1	1	CP x Compare A with x CPL Complement A (1's complement) DAA Decimal adjust A (after add/sub of BCD data) SLA CY ▼7▼0 ▼ 0 SLA CY ▼7▼0 ▼ 0 SLA CY ▼7▼0 ▼ 0 SLA CY ▼ 7▼0 ▼ 0 SLA CY ▼ 7▼0 ▼ 0 SLA CY ▼ 7▼0 ▼ 0
AND n8 AND r8	A	8-bit integer A,B,C,D,E,H,L	R 0 1	0 2		(se	
BIT n3,(HL)	Zero Flag	(HL)	R 0 1		2	shifts/rotates	DI Disable interrupts
BIT n3,r8	Zero Flag	A,B,C,D,E,H,L	R 0 1	6/3		ts/r	EI Enable interrupts HALT Halt (wait for interrupt or reset) SRL 0 7 7 0 CY
CALL cc,n16 CALL n16	PC PC	16-bit addr 16-bit addr		6	3	shi	
CCF	Carry Flag	an.)	0.0			ebl	P c,x If condition c is true jump to location x P x Jump to location x Tile Map 2 RW 9000 9FFF P x Jump to location x Tile Map 1 RW 9800 9BFF
CP (HL) CP n8	Flags Flags	(HL) 8-bit integer	R1R		1 2	s (ex	P x Jump to location x Tile Map 1 R/W 9800 9BFF R c,d f condition c is true jump relative by d Tile 00-7F (FF40, bit 4=0) R/W 9000 97FF
CP r8	Flags	A,B,C,D,E,H,L	R1R	R 1	1	- Li	JR d Jump relative by d
CPL DAA	A A	A A	1 1 R 0			- 15	LD xy Load x with y (move y to x) LDD xy Load A with (HL), DEC HL
DEC (HL)	(HL)	(HL)	R1R	3		Des	
DEC r16 DEC r8	BC,DE,HL,SP	A,B,C,D,E,H,L	R1R	2		ruction D	NOP No operation OR x OR x to A Control
DI				1	_	lě	
EI HALT				1		- In	
INC (HL)	(HL)	(HL)	R0R	3	1	11	RES b.x Reset bit b of x (to 0) RET Return from subroutine (POP PC) RET c If condition c is true return from subroutine ROM Bank 1-n R 4000 7FFF
INC r16 INC r8	BC,DE,HL,SP A,B,C,D,E,H,L	A,B,C,D,E,H,L	R O R	2	1	Ш	
JP (HL)	PC	(HL)	\prod	1	1	11	RETI Return from interrupt RST x Call subroutine at x (1 byte instruction) ROM Bank R 0000 3FFF
JP cc,n16 JP n16	PC PC	16-bit addr 16-bit addr		4/3		Ш	
JR cc,n8	PC	8-bit integer		3/2	2 2		RAM/ROM Select (MBC1)
JR n8 LD (C),A	PC (C)	8-bit integer A	Н	3		-11	SUB x Subtract x from A ROM Bank Select LSB W 2000 2FFF
LD (HL),n8	(HL)	8-bit integer		3	2		SUB x Subtract x from A XOR x XOR x to A Subtract x from A RAM Bank Select LSB W 2000 2FFF RAM Bank Enable W 0000 1FFF
LD (HL),r8 LD (n16),A	(HL) (16-bit addr)	A,B,C,D,E,H,L A		2 4		П	Z 7 Zero – Set when result of a math op. is Byte Bit Purpose Comment
LD (n16),A LD (n16),SP	(16-bit addr)	SP		5	3	Ш	
LD (r16),A	(BC),(DE),(HL)	A		2 2	1	Ш	Zero, or two values match for CP op. Subtract - Set if a subtraction was performed in the last math operation H 5 Half-Carry - Set if a carry occurred from the lower nibble in the last math C C C C C C C C C
LD A,(C) LD A,(n16)	A A	(C) (16-bit addr)		4	3	Si	H 5 Half-Carry – Set if a carry occurred 5 3 7 Priority Flag 0=in front of background
LD A,(r16)	A	(BC),(DE),(HL)	00 =	2 R 3		Z80 Flags	from the lower nibble in the last math
LD HL,(SP+e8) LD r16,n16	HL BC,DE,HL,SP	(SP+8-bit off) 16-bit int	0 0 1	3	3	087	C 4 Carry – Set if carry occurred in last math op, or if A is < value for CP op.
LD r8.(HL)	A.B.C.D.E.H.L	(HL)		2 2		Ш	
LD r8.n8 LD r8,r8	A.B.C.D.E.H.L A,B,C,D,E,H,L	8-bit integer A,B,C,D,E,H,L		1	1	Ш	X 2 Not Used 3 0-2 Palette Index
LD SP.HL LDD (HL),A	SP (HL)	HL		2 2		Ш	X 1
LDD A,(HL)	A	A (HL)		2	1	ır	1 \$01
LDH (n8),A	(8-bit off)						
		A (8-bit off)		3		sis	158 70 15 \$0F A F Accumulator/Flags 15 \$0F
LDH A,(n8) LDI (HL),A	(8-bit oil) A (HL)	(8-bit off) A		3 2	2	gisters	15 504
LDH A,(n8) LDI (HL),A LDI A,(HL)	A	(8-bit off)		3	2 1 1	Registers	15 504
LDH A,(n8) LDI (HL),A LDI A,(HL) NOP OR (HL)	A (HL) A	(8-bit off) A (HL) (HL)	R 0 0	3 2 2 1	2 1 1 1	Z80 Registers	A F Accumulator/Flags B C 17 \$11 D E 31 \$1F H L 32 \$20 SP Stack Pointer 48 \$30
LDH A,(n8) LDI (HL),A LDL A,(HL.) NOP OR (HL) OR n8	A (HL) A	(8-bit off) A (HL)	R 0 0 R 0 0	3 2 2	2 1 1 1	Z80 Registers	A F Accumulator/Flags
LDH A,(n8) LDI (HL),A LDI A,(HL) NOP OR (HL) OR n8 OR r8 POP r16	A (HL) A A A AF,BC,DE,HL	(8-bit off) A (HL) (HL) 8-bit integer A B C D E H L (SP)	R 0 0 R 0 0 R 0 0	3 2 2 1 1 0 0 2 0 0 2 0 0 1 3	2 1 1 1 2 1 3	Į.	A F Accumulator/Flags B C
LDH A,(n8) LDI (HL),A LDL A,(HL.) NOP OR (HL) OR n8 OR r8	A (HL) A A A AF,BC,DE,HL (SP)	(8-bit off) A (HL) (HL) 8-bit integer		3 2 2 1 1 00 2 00 2 00 1 3 4	2 1 1 1 1 2 1 3 3	ings	A F Accumulator/Flags B C 16 \$10
LDH A,(n8) LDI (HL),A LDI (A,(HL) NOP OR (HL) OR n8 OR r8 POP r16 PUSH r16 RES n3,(HL) RES n3,r8	A (HL) A A A A AF,BC,DE,HL (SP) Bit in Memory Bit in Register	(8-bit off) A (HL) (HL) 8-bit integer A B C D F H L (SP) AF,BC,DE,HL	H	3 2 2 1 1 0 0 2 0 0 1 3 4	2 1 1 1 2 1 3 3 2 2	ings	A F Accumulator/Flags B C 16 \$10
LDH A,(n8) LDI (HL),A LDI A,(HL) NOP OR (HL) OR n8 OR r8 POP r16 PUSH r16 RES n3,(HL) RES n3,r8 RET	A (HL) A A A A AF,BC,DE,HL (SP) Bit in Memory	(8-bit off) A (HL) (HL) 8-bit integer A B C D F H L (SP) AF,BC,DE,HL (HL) A,B,C,D,E,H,L	H	3 2 2 1 1 00 2 00 2 00 1 3 4	2 1 1 1 2 1 3 3 2 2	ings	A F Accumulator/Flags B C 16 \$10
LDH A,(n8) LDI (HL),A LDI A,(HL) NOP OR (HL) OR n8 OR r8 POP r16 PUSH r16 RES n3,(HL) RES n3,r8 RET RET ce	A (HL) A A A A AF.BC.DE.HL (SP) Bit in Memory Bit in Register PC PC PC	(8-bit off) A (HL) (HL) 8-bit integer A R C D F H L (SP) AFBC,DE,HL (HL) A,B,C,D,E,HL Condition Flae	H	3 2 2 1 00 2 00 1 3 4 3 2 4 5/2 4	2 1 1 1 2 1 3 3 2 2 2 1 1	Video Timings	A F Accumulator/Flags B C 16 \$10 17 \$11 31 \$15 18 19 19 19 19 19 19 19
LDH A,(n8) LDI (HL),A LDI A,(HL) NOP OR (HL) OR n8 OR r8 POP r16 PUSH r16 RES n3,(HL) RES n3,r8 RET RET cc	A (HL) A A A A A A AF,BC,DE,HL (SP) Bit in Memory Bit in Repister PC PC PC PC (HL)	(8-bit off) A (HL) (HL) 8-bit integer A B C D F H L (SP) AF,BC,DE,HL (HL) A,B,C,D,E,H,L	R 0 0	3 2 2 1 00 2 00 1 3 4 5/2 4 5/2 4 0R 2	2 1 1 1 2 1 3 3 2 2 1 2 1 1 2 1 2 1 2 2 1 2 2 2 2	Video Timings	A F Accumulator/Flags B C 16 \$10 17 \$11 31 \$15 17 \$12
LDH A.(n8) LDI (HL),A LDI (HL),A LDI A.(HL) NOP OR (HL) OR (HL) OR 16 POP r16 PUSH r16 RES n3,(HL) RES n2 r8 RET RET cc RETT RL (HL) RL r8 RLA	A (HL) A A A A A A A B C.DE.HL (SP) Bit in Memory Bit in Register PC PC PC (HL) A,B.C.D.E.H.L A	(8-bit off) A (HL) 8-bit integer A R C D E H L (SP) AFBC.DE.HL (HL) A.B.C.D.E.H.L (Condition Flae (HL) A.B.C.D.E.H.L A.B.C.D.E.H.L A.B.C.D.E.H.L	R 0 0	3 2 2 1 00 2 00 1 3 4 5/2 4 5/2 4 0R 2 0R 1	2 1 1 1 2 1 3 3 2 2 1 1 2 1 1 2 1 2 1 2	ock Video Timings	A F Accumulator/Flags B C 16 \$10 17 \$11 31 \$15 18 19 19 19 19 19 19 19
LDH A,(n8) LDI (HL),A LDI (HL),A LDI A,(HL) NOP OR (HL) OR n8 OR r8 POP r16 PUSH r16 RES n3,(HL) RES n3 rR RET RET cc RETI RL (HL) RL r8 RLA RLC (HL) RLC r8	A (HL) A A A A AF,BC,DE,HL (SP) Bit in Memory Bit in Register PC PC PC PC HL) A,B,C,D,E,H,L A (HL)	(8-bit off) A (HL) (HL) 8-bit integer A R C D E H L (SP) AF,BC,DE,HL (HL) A B,C,D,E,H,L Condition Flae (HL) A,B,C,D,E,H,L	R 0 0	3 2 2 1 0 0 2 0 0 1 3 4 3 2 4 5/2 4 0 R 4 0 R 2	2 1 1 1 2 1 3 3 2 2 1 1 1 2 1 2 1 2 1 2	ock Video Timings	A F Accumulator/Flags B C 16 \$10 17 \$11 31 \$15 \$10 17 \$11 31 \$15 \$10 17 \$11 31 \$15 \$10 \$
LDH A.(n8) LDI (HL),A LDI (HL),A LDI A.(HL) NOP OR (HL) OR (HL) OR 16 POST 16 PUSH 116 RES n3,(HL) RES n3, (HL) RET cc RET nET cc RET L (HL) RL r8 RLA RLC (HL) RLC r8 RLC R	A (HL) A A A A A A B C D E HL (SP) Bit in Memory Bit in Register PC PC PC (HL) A,B,C,D,E,H,L A (HL) A.B.C,D,E,H,L A	(8-bit off) A (HI.) (HI.) 8-bit integer A R C D F H.L (SP) AFBC.DE.HL (HI.) A B.C.D.E.H.L Condition Flae (HL.) A,B.C.D.E.H.L A (HL.) A.B.C.D.E.H.L A.B.C.D.E.H.L A.B.C.D.E.H.L A.B.C.D.E.H.L	R 0 0	3 2 2 1 00 2 00 1 3 4 3 2 4 5/2 4 0R 2 0R 1	2 1 1 1 2 1 3 3 2 2 2 1 1 2 1 2 1 2 1 2	ock Video Timings	A F Accumulator/Flags B C 1 D E 13 \$15 \$16 \$10 \$17 \$11 \$31 \$15 \$15 \$10
LDH A,(n8) LDI (HL),A LDI (HL),A LDI A(HL) NOP OR (HL) OR n8 OR r8 POP r16 PUSH r16 RES n3,(HL) RES n3 rR RET RET cc RETI RL (HL) RL r8 RLA RLC (HL) RLC r8 RLCA RR (HL) RR r8	A (HL) A A A A A A A A A A BCD,E,HL (SP) Bit in Memory Bit in Repister PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L	(8-bit off) A (HL) (HL) 8-bit integer A R C D E H L (SP) AF.BC.DE.HL (HL) A B.C.D.E.HL Condition Flae (HL) A,B,C,D,E,H,L A (HL) A,B,C.D.E.H.L A (HL) A,B,C.D.E.H.L A (HL) A,B,C,D,E.H,L A (HL) A,B,C,D,E.H,L A (HL) A,B,C,D,E.H,L	R 0 0 R 0 0 R 0 0 R 0 0 R 0 0 R 0 0 R 0 0	3 2 2 1 1 0 0 2 2 0 0 1 3 3 2 4 5 / 2 4 0 R 2 0 R 1 1 R 4 0 R 2 0 R 1 0 R 4 0 R 1 0	2 1 1 1 2 1 3 3 2 2 1 1 2 1 1 2 2 1 1 2 2 1 2 2 2 1 2	ock Video Timings	A F Accumulator/Flags B C 1 D E 13 \$15 \$16 \$10 \$17 \$11 \$31 \$15 \$15 \$10
LDH A,(n8) LDI (HL),A LDI (HL),A LDI A,(HL) NOP OR (HL) OR (HL) OR (BL) OR (RB) OR r8 POP r16 PUSH r16 RES n3,(HL) RES n3, r8 RET RET cc RETI RL (HL) RL r8 RLA RLC (HL) RLC r8 RLCA RR (HL) RR r8 RRA RRA	A (HL) A A A A AF,BC,DE,HL (SP) Bit in Memory Bit in Reeister PC PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) (HL)	(8-bit off) A (HL) 8-bit integer A B C D F H L (SP) AFBC.DE.HL (HL) A.B.C.D.E.HL Condition Flag (HL) A.B.C.D.E.H.L A (HL)	R 0 0 R 0 0 R 0 0 R 0 0 R 0 0 R 0 0 R 0 0	3 2 2 2 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 1 1 1 2 1 2 1 2 2 2 1 1 2 2 2 2 1 2 2 2 2 1 2	ock Video Timings	A F Accumulator/Flags B C 1 D E 13 \$15 \$16 \$10 \$17 \$11 \$31 \$15 \$15 \$10
LDH A.(n8) LDI (HL),A LDI (HL),A LDI A.(HL) NOP OR (HL) OR (HL) OR 78 POP r16 PUSH r16 RES n3.(HL) RES n3.(HL) RES RET RET CC RETT RL (HL) RLC (HL) RLC (HL) RLC (HL) RR RRC (HL) RRC r8	A (HL) A A A A A A A A A A B B C B B B B B B B	(8-bit off) A (HI.) (HI.) 8-bit integer A B C D E H.I. (SP) AFBC,DE.HL (HL.) A B,C,D,E.HL Condition Flae (HL.) A,B,C,D,E,H,L A (HI.) A,B,C,D,E,H,L A (HI.) A,B,C,D,E,H,L A (HI.) A,B,C,D,E,H,L A (HI.) A,B,C,D,E,H,L A	R 0 0 R 0 0	3 2 2 1 1 0 0 2 2 0 0 1 3 3 4 4 4 4 4 4 1 R 2 2 R 1 R 1 4 R 2 2 R 1 R 1 4 R 2 2 R 1 R 1 R 4 4 2 R 2 R 1 4 R 2 2 R 1 R 1 R 4 4 2 R 2 R 1 4 R 2 2 R 1 R 1 R 4 R 2 2 R 1 R 1 R 4 R 2 2 R 1 R 1 R 4 R 2 2 R 1 R 1 R 4 R 2 2 R 1 R 1 R 4 R 2 2 R 1 R 1 R 1 R 2 2 R 1 R 1 R 2 R 1 R 2 R 1 R 1	2 1 1 1 2 1 3 3 2 2 2 1 1 2 2 1 2 2 1 2 2 1 2 2 2 2	ock Video Timings	A F Accumulator/Flags B C 1 D E 13 \$15 \$16 \$10 \$17 \$11 \$31 \$15 \$15 \$10
LDH A,(n8) LDI (HL),A LDI (HL),A LDI A(HL) NOP OR (HL) OR (HL) OR 18 POP 16 PUSH 116 RES n3,(HL) RES n3,(HL) RES n3, R RET RET cc RETI RL (HL) RL r8 RLA RLC (HL) RLC r8 RLCA RR (HL) RR r8 RRA RRA RRA RRA RRA RRA RRA RRA RRA RR	A (HL) A A A A A A A A A A B B C B B B B B B B	(8-bit off) A (HL) 8-bit integer A B C D F H L (SP) AFBC.DE.HL (HL) A.B.C.D.E.HL Condition Flag (HL) A.B.C.D.E.H.L A (HL)	R 0 0 R 0 0	3 2 2 2 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 1 1 1 2 1 3 3 2 2 2 1 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 2 1 2 2 2 2 1 2	ock Video Timings	A F Accumulator/Flags B C 16 \$10
LDH A.(n8) LDI (HL),A LDI (HL),A LDI A(HL) NOP OR (HL) OR (HL) OR 78 POP r16 PUSH r16 RES n3,(HL) RES n3, (HL) RES RET RET CC RETT RL (HL) RL r8 RLC r8 RLC r8 RLC r8 RLC r8 RLC r8 RLC r8 RC RR (HL) RR r8 RR r8 RR RR r8 RR RR RR (HL) RRC r8 RRC r8 RRC r8 RRC HS RRC r8	A (HL) A A A AF,BC,DE,HL (SP) Bit in Memory Bit in Register PC PC PC (HL) A,B,C,D,E,H,L A A,B,C,D,E,H,L A A,B,C,D,E,H,L A,B,C,D,E,B,C,B,C A,B,C,D,E,B,C,B,C A,B,C,D,E,B,C,B,C A,B,C,D,E,B,C,B,C A,B,C,B,C,B,C B,C,B,C,B,C,B,C,B,C B,C,B,C,	(8-bit off) A (HI.) (HI.) 8-bit integer A R C D E H L (SP) AF, BC, DE, H L (HI.) A B, C, D, E, H, L A (HI.) A, B, C, D, E, H, L A (HI.) A, B, C, D, E, H, L A (HI.) A, B, C, D, E, H, L A (HI.) A, B, C, D, E, H, L A (HI.) A, B, C, D, E, H, L A (HI.) A, B, C, D, E, H, L A (HI.) A, B, C, D, E, H, L A (HI.) A, B, C, D, E, H, L A (HI.) A, B, C, D, E, H, L A (HI.)	R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	3 2 2 1 1 1 0 0 2 2 1 0 1 3 3 2 4 4 5 / 2 1 R 1 1 R 4 2 1 R 2 1 R 1 R 4 2 1 R 2 1 R 4 4 R 2 1 R 4 2 R 2 1 R 4 4 R 2 1 R 4 2 R 2 1 R 4 4 R 4 4 R 2 1 R 4 4 R 4 R 4	2 1 1 1 2 1 3 3 2 2 2 1 1 2 2 2 1 2 2 2 1 2 2 1 1 2 2 1 1 2 2 1 1 2 2 1 1 2 2 1 1 2 2 1 1 2 2 1 1 2 2 1 1 2 1 2 1 2 1 1 2 1 2 1 1 1 2 1 2 1 1 1 1 2 1 2 1 1 1 1 1 1 1 2 1 1 1 1 1 2 1 1 1 1 1 2 1 1 1 1 2 1 2 1 2 1 1 1 1 2 1 2 1 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2	Video Sizes Clock Video Timings	A F Accumulator/Flags B C 16 \$10 17 \$11 31 \$15 31 \$15 32 \$20 \$48 \$30 \$50 \$96 \$60 \$10
LDH A,(n8) LDI (HL),A LDI (HL),A LDI (HL) NOP OR (HL) OR (HL) OR (HL) OR (BL)	A (HL) A A A A A AF,BC,DE,HL (SP) Bit in Memory Bit in Repister PC PC PC PC HL) AB,C,D,E,H,L A (HL) AB,C,D,E,H,L A PC	(8-bit off) A (HL) 8-bit integer A B C D F H L (SP) AFBC,DE.HL (HL) A,B,C,D,E.HL Condition Flag (HL) A,B,C,D,E,H,L A, (HL) A,B,C,D,E,H,L	R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	3 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2 1 1 1 2 1 3 3 2 2 2 1 1 2 2 2 1 1 2 2 2 1 1 2 2 2 1 1 2 2 2 1 1 2 2 2 1 1 1 1 2 2 1 1 1 1 2 2 1 1 1 1 2 2 1 1 1 1 2 2 1 1 1 1 2 1 1 1 1 2 1	Video Sizes Clock Video Timings	A F Accumulator/Flags B C C D E C D E C D E C D E C D E C D E C D E C D E C D E C D E C D E C D E C D E C D E C D E C D E C D E C D E
LDH A.(n8) LDI (HL),A LDI (HL),A LDI A.(HL) NOP OR (HL) OR (HL) OR 16 POP 16 PUSH 16 RES n3,(HL) RES n3, (HL) RET cc RET L (HL) RL 18 RLA RLC (HL) RLC 18 RC	A (HL) A A A A A A A B C D E HL (SP) Bit in Memory Bit in Register PC PC PC (HL) A,B,C,D,E,H,L A CATT Flag	(8-bit off) A (HI.) (HI.) 8-bit integer A R C D F H L (SP) AFBC.DE.HL (HL) A.B.C.D.E.HL A.B.C.D.E.H.L A.G.C.D.E.H.L A.B.C.D.E.H.L A.B.C.D.E.H.L A.B.C.D.E.H.L A.B.C.D.E.H.L A.B.C.D.E.H.L A.B.C.D.E.H.L A.B.C.D.E.H.L A.B.C.D.E.H.L B-bit integer A.B.C.D.E.H.L	R000 R000 R000 R000 R000 R000 R000 R00	3 2 2 2 2 2 3 3 4 4 3 3 2 4 4 3 4 4 3 4 4 4 4	2 1 1 1 2 1 3 3 2 2 2 1 1 2 2 1 2 2 1 2 2 1 2 2 1 2 1	Video Sizes Clock Video Timings	A F Accumulator/Flags B C C C C C C C C C
LDH A.(n8) LDI (HL),A LDI (HL),A LDI (HL),A LDI (HL) NOP OR (HL) OR (B8 OR, r8 POP r16 PUSH r16 RES n3,(HL) RETI RET cc RETI RET (HL) RL r8 RLA RLC (HL) RL r8 RLA RLC (HL) RLC r8 RLA RLC (HL) RC r8 RCA RR (HL) RR r8 RRA RRC (HL) RR C7 SBC A.(HL) SBC A.n8 SBC A.r8 SBC A.R8	A (HL) A A A A A A A A A A A A A B B C B B B B	(8-bit off) A (HI.) (HI.) 8-bit integer A R C D E H.I. (SP) AFBC_DE.HL (HL.) A B.C D.E.H.I. Condition Flae (HL.) A,B,C,D,E,H,L A (HL.) B-bit integer	R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	3 2 2 2 2 2 1 1 1 2 2 2 2 2 2 2 2 2 2 2	2 1 1 1 2 1 3 3 3 2 2 1 1 2 2 1 1 2 2 2 1 1 1 2 2 2 1 1 1 2 2 2 1 1 1 2 2 2 1 1 1 2 2 2 1 1 1 2 2 2 1 1 1 2 2 2 1 1 1 1 2 2 2 1 1 1 1 2 2 2 2 2 2 1 1 1 1 2	Video Sizes Clock Video Timings	A F Accumulator/Flags B C C D E C D E C D E C D E C D E C D E C D E C D E C D E C D E C D E C D E C D E C D E C D E C D E C D E C D E
LDH A.(n8) LDI (HL),A LDI (HL),A LDI (HL),A LDI (HL) NOP OR (HL) OR (HL) OR (HL) OR (RB RB n3,(HL) RES n3,(HL) RES n3, (HL) RES n4 r8 RET RET cc RETI RL (HL) RL r8 RLA RLC (HL) RLC r8 RLC r8 RLC r8 RLC RR (HL) RC r8 RC RR (HL) RC RR r8 RR A RC (HL) RS RC A RST f SBC A.(HL) SBC A.n8 SBC A.r8 SCF SET n3, (HL) SET n3, r8 SCF SET n3, r8 SLA (HL)	A (HL) A A A A A A A B C D E HL L A (SP) Bit in Memory Bit in Register PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) B,C,D,E,H,L A (HL) B,C,D,E,H,L A (HL) B,C,D,E,H,L B,C	(8-bit off) A (HI.) (HI.) 8-bit integer A R C D F H L (SP) AFBC.DE.HL (HL.) A.B.C.D.E.HL A.B.C.D.E.H.L B.B.C.D.E.H.L A.B.C.D.E.H.L	R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	3 2 2 2 2 3 1 1 1 3 3 2 4 4 4 4 7 8 1 4 4 8 2 1 8 1 1 1 1 1 3 3 2 8 R 4 4 4 4 7 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2 1 1 1 2 1 3 3 3 2 2 1 1 2 2 1 1 2 2 2 1 1 1 2 2 2 1 1 1 2 2 2 1 1 1 2 2 2 2 1 1 2 2 2 1 1 2 2 2 1 1 1 2 2 2 2 1 1 1 2	Video Sizes Clock Video Timings	A F Accumulator/Flags B C C D E C D E C D E C D E C D E C D E C D E C D E C D E C D E C D E D
LDH A.(n8) LDI (HL),A LDI (HL),A LDI (HL) NOP OR (HL) OR (HL) OR n8 OR r8 POP r16 PUSH r16 RES n3.(HL) RES n3.(HL) RES n4 r8 RET RET cc RET cc RET lL (HL) RLC r8 RC (HL) RC r8 RC RR (HL) RC r8 RC RS RT f RC RS RC SST f SBC A.(HL) SBC A.n8 SBC A.n8 SBC A.n8 SCF SET n3.(HL) SET n3.(HL)	A (HL) A A A A A A A B C D E HL L A (SP) Bit in Memory Bit in Register PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) B,C,D,E,H,L A (HL) B,C,D,E,H,L A (HL) B,C,D,E,H,L B,C	(8-bit off) A (HL) 8-bit integer A R C D E H L (SP) AFBC,DE.HL (HL) AB,C D,E.HL AB,C,D,E.H,L A (HL) AB,C,D,E.H,L AB,C,D,E.H,L AB,C,D,E.H,L AB,C,D,E.H,L AB,C,D,E.H,L AB,C,D,E.H,L (HL) AB,C,D,E.H,L AB,C,D,	R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	3 2 2 2 1 1 1 3 3 2 2 2 1 1 1 1 3 3 2 2 2 1 1 1 1	2 1 1 1 1 2 2 2 1 1 2 2 2 1 1 1 1 2	Video Sizes Clock Video Timings	A F Accumulator/Flags B C
LDH A.(n8) LDI (HL),A LDI (HL),A LDI A.(HL) NOP OR (HL) ESS n3,(HL) ESS n3,(HL) ESS n3,(HL) RET RET cc EST n3,(HL) RL r8 RLA RLC (HL) RLC r8 RLC R(HL) RLC r8 RLC R(HL) RLC r8 RCA RST (HL) SBC A.(HL)	A (HL) A A A A A A A A A A A A A A A A A A A	(8-bit off) A (HI.) (HI.) 8-bit integer A R C D E H.L (SP) AFBC.DE.HL. (HL.) A.B.C.D.E.H.L (HL.) B-bit integer A.B.C.D.E.H.L (HL.) A.B.C.D.E.H.L (HL.) A.B.C.D.E.H.L (HL.) A.B.C.D.E.H.L (HL.) A.B.C.D.E.H.L (HL.) A.B.C.D.E.H.L (HL.) A.B.C.D.E.H.L	R R O O O O O O O O O O O O O O O O O O	3 2 2 2 1 1 2 1 1 1 1 1 2 3 R 4 4 2 2 R 1 1 1 1 1 3 3 R 4 4 2 2 R 2 1 R 1 R 4 2 2 R 2 1 R 1 R 4 2 2 R 2 1 R 1 R 4 2 2 R 2 1 R 1 R 4 2 2 R 2 1 R 1 R 4 2 2 R 2 1 R 1 R 4 2 2 R 2 1 R 1 R 4 2 2 R 2 1 R 1 R 4 2 2 R 2 1 R 1 R 4 2 2 R 2 1 R 1 R 4 2 2 R 2 1 R 1 R 4 2 2 R 2 1 R 1 R 4 2 2 R 2 1 R 1 R 4 2 2 R 2 1 R 1 R 4 2 2 R 2 1 R 1 R 4 2 2 R 2 1 R 1 R 4 2 2 R 2 1 R 1 R 4 2 2 R 2 1 R 1 R 4 2 2 R 2 R 4 R 4 2 2 R 4 R 4 2 2 R 4 R 4	2 1 1 1 2 2 2 1 1 2 2 2 1 1 1 2 2 2 2 2	Video Sizes Clock Video Timings	A F Accumulator/Flags B C C D E
LDH A.(n8) LDI (HL),A LDI (HL),A LDI (HL) NOP OR (HL) OR (HL) OR (BL)	A (HL) A A A AF,BC,DE,HL (SP) Bit in Memory Bit in Register PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A A Carry Flag Bit in Memory Bit in Register (HL) A,B,C,D,E,H,L A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L A,B,C,D,E,H,L (HL)	(8-bit off) A (HL) 8-bit integer A R C D E H L (SP) AFBC_DE.HL (HL) A.B.C.D.E.HL A.B.C.D.E.H.L (HL)	R R O O O O O O O O O O O O O O O O O O	3 2 2 2 1 1 2 1 3 3 2 2 2 3 1 1 1 3 3 2 2 3 1 1 1 1	2 1 1 1 2 1 2 2 2 2 1 1 1 2 2 2 2 2 2 2	Video Sizes Clock Video Timings	A F Accumulator/Flags B C C D E
LDH A.(n8) LDI (HL),A LDI (HL),A LDI (HL),A LDI (HL) NOP OR (HL) ESS n3,(HL) ESS n3,(HL) ESS n3,(HL) ESS n4, R RET RET cc EST n2, R RET RL (HL) RL r8 RLA RLC (HL) RLC r8 RLC (HL) RLC r8 RCA RC (HL) SBC A.(HL) SBC A.(HL) SBC A.(HL) SBC A.(HL) SBC A.(HL) SBC A.(HL) SSCF SET n3,(HL) SLA r8 SRA (HL) SRA r8 SRA	A (HL) A A A A A A A B C D E H L (SP) Bit in Memory Bit in Register PC PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A,C,C,E,H,L A,C,C,E,H,L A,C,C,E,H,L A,C,C,E,H,L A,C,C,E,H,L A,C,C,E,H,L A,C,C,E,H,L A,B,C,D,E,H,L A,B,C,D,E,H,L A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L	(8-bit off) A (HI.) (HI.) 8-bit integer A R C D E H.L (SP) AFBC.DE.HL (HL.) A.B.C.D.E.HL A.B.C.D.E.H.L (HL.) B-bit integer A B.C.D.E.H.L (HL.) A.B.C.D.E.H.L	R R O O O O O O O O O O O O O O O O O O	3 2 2 2 1 1 2 1 0 0 2 2 1 0 0 1 3 3 4 4 5 5 // 4 1 1 1 1 1 1 1 2 1 1 1 1 1 1 1 1 1 1 1	2 1 1 1 2 2 1 1 2 2 2 1 1 2 2 2 1 1 1 2	Video Sizes Clock Video Timings	A F Accumulator/Flags B C C F Stack Pointer PC Program Counter
LDH A.(n8) LDI (HL),A LDI (HL),A LDI (HL),A LDI (HL) NOP OR (HL) OR (HL) OR (HL) OR (HL) OR (HL) OR (BE n3, (HL) RES n3, (HL) RES n3, (HL) RES n3, (HL) RES n4, (HL) RL r8 RLA RLC (HL) RLC r8 RLA RLC (HL) RLC r8 RLA RC (HL) RC r8 RCA RR (HL) RC RR RCA RR (HL) RC RR RCA RR (HL) RC RR RCA RCA RCA RCA RCA RCA RCA RCA RCA R	A (HL) A A A A A A A A A A A A A A A A A A A	(8-bit off) A (HI.) (HI.) 8-bit integer A R C D E H.L (SP) AFBC.DE.HL. (HL.) A B.C.D.E.H.L A (HL.) A.B.C.D.E.H.L (HL.) 8-bit integer A R.C.D.E.H.L (HL.) A.B.C.D.E.H.L	R R O O O O O O O O O O O O O O O O O O	3 2 2 2 1 1 1 1 2 3 2 2 2 3 R 4 2 2 R 2 1 1 1 1 3 3 2 2 2 R 4 2 2 R 2 2 1 1 1 1 2 2 R 2 2 R 4 2 2 R 2 2 1 1 1 1 2 2 R 2 2 R 4 2 2 R 2 2 1 1 1 1 2 2 R 2 2 R 2 2 1 1 1 1	2 1 1 1 2 2 2 1 1 2 2 2 1 1 1 2 2 2 2 2	Video Sizes Clock Video Timings	A F Accumulator/Flags B C C F Stack Pointer PC Program Counter
LDH A.(n8) LDI (HL),A LDI (HL),A LDI (HL),A LDI (HL) NOP OR (HL) ESS n3,(HL) ESS n3,(HL) ESS n3,(HL) ESS n3,(HL) ESS n4, RET RET cc EST n3,(HL) RL r8 RLA RLC (HL) RLC r8 RLC R RLC r8 RLC R RLC R RLC R RC (HL) RC r8 RC R RC R RC (HL) SBC A.n8 SBC A.(HL) SBC A.R8 SBC A.(HL) SBC SSCF SET n3,(HL) SBC A.R8 SRA (HL) SSCP SET n3,(HL) SSCA r8 SSCB SSCA (HL) SBL AR SSCA R SSCB SSCA (HL) SBL AR SSCA R SSCB SSCA (HL) SBL R SBC A.(HL) SBL R SBC A.(HL) SBL R SBC A.(HL) SBL R SBC BL R SBC	A (HL) A A A A A A A A A A A A A A A A A A A	(8-bit off) A (HI.) (HI.) 8-bit integer A R C D E H.L (SP) AFBC.DE.HL (HL.) A.B.C.D.E.H.L (HL.) B-bit integer A.B.C.D.E.H.L (HL.) A.B.C.D.E.H.L (HL.) A.B.C.D.E.H.L (HL.) A.B.C.D.E.H.L (HL.) A.B.C.D.E.H.L (HL.) A.B.C.D.E.H.L A.B.C.D.E.H.L (HL.) A.B.C.D.E.H.L B.D.E.H.L A.B.C.D.E.H.L A.B.C.D.E.H.L B.D.E.H.L A.B.C.D.E.H.L B.D.E.H.L	R R O O O O O O O O O O O O O O O O O O	3 2 2 2 1 1 2 1 0 0 2 2 3 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2 1 1 1 2 2 1 1 2 2 2 2 1 1 2 2 2 2 2 2	Video Sizes Clock Video Timings	A F Accumulator/Flags B C C F Stack Pointer PC Program Counter
LDH A,(n8) LDI (HL),A LDI (HL),A LDI (HL),A LDI (HL) NOP OR (HL) OR (HL) OR (HL) OR (HL) OR (BE n3, (HL) RES n3, R RET RET cc RETI RL (HL) RL r8 RLA RLC (HL) RLC r8 RLA RLC (HL) RLC r8 RLA RC (HL) RC r8 RC (HL) RC r8 RC (HL) RC r8 RC (HL) RC r8 RC (HL) RC RR (HL) RC RR (HL) RC RR (HL) RC RR RA RC (HL) RC RR RA RC (HL) RC RR RC RR (HL) RC RR RC RR RC RR RC RC RR RC RC RC RC R	A (HL) A A A A A A A A A A A A A A A A A A A	(8-bit off) A (HI.) (HI.) 8-bit integer A R C D E H L (SP) AFBC_DE.HL (HI.) A.B.C.D.E.HL (HI.) A.B.C.D.E.H.L A (HI.) A.B.C.D.E.H.L A (HI.) A.B.C.D.E.H.L A (HI.) B-bit integer A.B.C.D.E.H.L (HI.)	R R R O O O O C R R O O O C C R R R I I I I I I I I I I I I I I I	3 2 2 2 1 1 1 1 2 3 2 2 2 3 R 4 2 2 R 2 1 1 1 1 3 3 2 2 2 R 4 2 2 R 2 2 1 1 1 1 2 2 R 2 2 R 4 2 2 R 2 2 1 1 1 1 2 2 R 2 2 R 4 2 2 R 2 2 1 1 1 1 2 2 R 2 2 R 2 2 1 1 1 1	2 1 1 1 2 2 1 1 2 2 2 1 1 2 2 2 2 2 2 2	Video Sizes Clock Video Timings	A F Accumulator/Flags B C C F Stack Pointer PC Program Counter
LDH A.(n8) LDI (HL),A LDI (HL),A LDI (HL),A LDI (HL) NOP OR (HL) ESS n3.(HL) ESS n4.(HL) ESS n5.(HL) ESS n5.(HL) ESS n5.(HL) ESS n6.(HL) ESS n6.(HL) ESS n7.(HL) ESS n7.(HL) ESS n8.(HL) ESS n8.(H	A (HL) A A A A A A A A A A A A A A A A A A A	(8-bit off) A (HI.) (HI.) 8-bit integer A R C D E H.L (SP) AFBC.DE.HL. (HL.) A.B.C.D.E.H.L (HL.) B-bit integer A.B.C.D.E.H.L (HL.)	R R R O O O O C R R O O O C C R R R I I I I I I I I I I I I I I I	3 2 2 2 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 1 1 1 2 2 1 1 2 2 2 2 1 1 2 2 2 2 2 2	Video Sizes Clock Video Timings	A
LDH A,(n8) LDI (HL),A LDI (HL),A LDI (HL),A LDI (HL) NOP OR (HL)	A (HL) A A A A A A A A A A A A A A A A A A A	(8-bit off) A (HI.) (HI.) 8-bit integer A R C D E H.I. (SP) AFBC_DE.HL (HL.) A B.C.D.E.H.L A, G.D.E.H.L B, G.D.E.H.L B, G.D.E.H.L C, G.D.E.H C, G.	R R O O O O O O O O O O O O O O O O O	3 2 2 2 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 1 1 1 2 2 1 1 2 2 2 1 1 2 2 2 2 2 2 2	Video Sizes Clock Video Timings	A
LDH A.(n8) LDI (HL),A LDI (HL),A LDI (HL),A LDI (HL) NOP OR (HL) ESS n3.(HL) ESS n4.(HL) ESS n5.(HL) ESS n5.(HL) ESS n5.(HL) ESS n6.(HL) ESS n6.(HL) ESS n7.(HL) ESS n7.(HL) ESS n8.(HL) ESS n8.(H	A (HL) A A A A A A A A A A A A A A A A A A A	(8-bit off) A (HI.) (HI.) 8-bit integer A R C D E H.I. (SP) AFBC,DE.H.I. (HI.) A.B.C.D.E.H.I. (HI.) B-bit integer A.B.C.D.E.H.I. (HI.) A.B.C.D.E.H.I. (HI.) A.B.C.D.E.H.I. (HI.) B-bit integer	R R R O O O O C R R O O O C C R R R I I I I I I I I I I I I I I I	3 2 2 2 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 1 1 1 2 2 1 1 2 2 2 1 1 2 2 2 2 2 2 2	Video Sizes Clock Video Timings	A

Register		Comment		Rit	Addr
P1	Read Joynad Info	P1F 5 P1F 4	W	5 4	FF00
		P1F 3	R	3	
		P1F_2	R	2	
		P1F 1 P1F 0	R R	0	
SR	Serial Transfer Data	111 0	R/W		FF01
SC.	Serial I/O Control		R/W		FF02 FF04
DIV TIMA	Timer Divider Timer Counter		R/W R/W		FF05
ГМА	Timer Modulo		R/W		FF06
TAC	Timer Control	Timer start/stop	R/W R/W	2	FF07
IF	Interrupt Flag	Timer speed	R/W	0 1	FF0F
LCDC	LCD Control	LCD On/Off	R/W	7	FF40
		Window Addr Window On/Off	R/W R/W	5	
		Background Addr	R/W	3-4	
		Object Size	R/W R/W	2	
		Object On/Off Background On/Off	R/W	0	
STAT	LCD Status	LYCEQULY Coincidence	R/W	6	FF41
		Mode 10 Mode 01 (V-Blank)	R/W R/W	5	
		Mode 00 (H-Blank)	R/W	3	
		Coincidence Flag	R/W	2 0-1	
SCY	Scroll Screen Y	OAM/VRAM Lock Horizontal scroll	R/W R/W	0-1	FF42
SCX	Scroll Screen X	Vertical scroll	R/W		FF43
LY LYC	LCDC Y-Coord		R/W R/W		FF44 FF45
DMA	LY Compare DMA Transfer		R/W		FF46
3GP	BG Palette Data		R/W		FF47
OBP0 OBP1	Obj Palette 0 Data Obj Palette 1 Data		R/W R/W		FF48 FF49
WY	Window Y Pos		R/W		FF4A
WX	Window X Pos		R/W		FF4B
KEY1 VBK	CPU Speed Select VRAM Bank Select	GBC only GBC only	R/W R/W		FF4D FF4F
HDMA1	HBL General DMA	GBC only	R/W		FF51
HDMA2	HBL General DMA	GBC only	R/W		FF52
HDMA3 HDMA4	HBL General DMA HBL General DMA	GBC only GBC only	R/W R/W		FF53 FF54
HDMA4	HBL General DMA HBL General DMA	GBC only	R/W		FF55
RP	Infrared Comms	GBC only	R/W		FF56
BCPS BCPD	Bkg Colour Index Bkg Colour Data	GBC only GBC only	R/W R/W		FF68 FF69
OCPS	Obj Colour Index	GBC only	R/W		FF6A
OCPD	Obi Colour Data	GBC only	R/W		FF6B
SVBK IE	RAM Bank Select	GBC only HILO Transition	R/W R/W	4	FF70
E	Interrupt Enable	Serial I/O Transfer Done	R/W	3	
		Timer Overflow	R/W	2	
		LCDC	R/W R/W	0	
NR10	Audio Sweep	VBL Sweep time	R/W	4-6	FF10
		Sween increase/decrease	R/W	3 0-2	
NR11	Audio Chan #1	Sweep shift Wave pattern duty	R/W R/W	6-7	FF11
NKII	Audio Chan #1	Sound length data	R/W	0-5	
NR12	Envelope Chan #1	Initial value of envelope	R/W	4-7	FF12
		Envelope Up/Down Number of envelope sweep	R/W R/W	0-2	
NR13	Sound Freq #1	Frequency LSB	W		FF13
NR14	Sound Freq #1	Initialise	W	7	FF14
		Counter/consecutive Frequency significant 3	W	0-2	
NR21	Audio Chan #2	Wave pattern duty	R/W	6-7	FF16
VID 22	E 1 CI #2	Sound length data	R/W		FF17
NR22	Envelope Chan #2	Initial value of envelope Envelope Up/Down	R/W R/W	3	PPI/
		Number of envelope sweep	R/W		
NR23 NR24	Sound Freq #2	Frequency LSB	W	7	FF18 FF19
NK24	Sound Freq #2	Initialise Counter/consecutive	W	6	2113
		Frequency significant 3	W	0-2	
NR30 NR31	Audio Chan #3 Sound Len #2	Sound On/Off	R/W R/W	7	FF1A FF1B
NR31 NR32	Volume #3	Sound length Select output level	R/W	5-6	FF1C
NR33	Sond Freq #3	Frequency LSB	W		FF1D
NR34	Sound Freq #3	Initialise Counter/consecutive	W	7	FF1E
		Frequency significant 3	W	0-2	
NR41	Sound Len #4	Sound length	R/W		FF20
NR42	Envelope #4	Initial value of envelope Envelope Up/Down	R/W R/W	4-7	FF21
		Number of envelope sweep		0-2	
NR43	Audio Counter	Clock freq of polynomial	R/W		FF22
		Selection of polynomial Selection of dividing ratio	R/W R/W	3 0-2	
NR44	Audio Control	Initialise audio	R/W	7	FF23
		Counter/consecutive	R/W	6	
NR50	Channel Control	Vin→ SO2 On/Off	R/W	7	FF24
		SO2 ounut volume Vin→ SO1 On/Off	R/W R/W	3	
		SO1 ouput volume	R/W	0-2	
NR51	Sound Output	Output sound 4 to SO2	R/W	7	FF25
		Output sound 3 to SO2 Output sound 2 to SO2	R/W R/W	6 5	
		Output sound 2 to SO2 Output sound 1 to SO2	R/W	4	
		Output sound 4 to SO1	R/W	3	
		Output sound 3 to SO1	R/W R/W	2	
		Output sound 2 to SO1 Output sound 0 to SO1	R/W R/W	0	
VR52	Sound On/Off	All Channels On/Off	R/W	7	FF26
		Channel #4 On/Off	R/W	3	
		Channel #3 On/Off Channel #2 On/Off	R/W R/W	1	
		Channel #1 On/Off	R/W	0	FF3F

1 II.							
ı,	;	Register	Purpose	Comment	Bit	Addr	Range
III III e		RAMG	RAM/Clock write protect	Write \$0A to enable		0000	1FFF
1	1	ROMB	ROM Bank Select	\$00 to \$7F = Rom Bank #		2000	3FFF
1 6	,	?	RAM Bank/Clock Select	Note 1		4000	5FFF
4		?	Clock latch	Note 2		6000	7FFF
3	5	SEC (\$08)	Seconds Counter			4000	5FFF
Ш	3	MIN (\$09)	Minutes Counter			4000	5FFF
1 3		HRS (\$0A)	Hours Counter			4000	5FFF
ıЩ	,	DAYL (\$0B)	Day Counter	LSB of Day Counter		4000	5FFF
1115	-	DAYH (\$0C)	Day Counter/Control	MSB of Day Counter	0	4000	5FFF
ı	Í			Start/Stop Clock Counter	6	4000	5FFF
١				Day Counter Carry (Note 3)	7	4000	5FFF
2	•	Note 1 · Values	\$00 to \$03 select the RAM I	Bank # Values \$08 to \$0C sele	ect a C	lock res	rister

Note 2: Writing \$00 and then \$01 to this register latches the clock data. Another write of \$00 Note 3: Bit 7 of clock register DAYH remains set until zero is written to it.

General Notes: To access the clock counter the RAM bank must first be enabled. Due to a slow MBC3 interface 16T states are required between each register access

•	Register	Purpose	Comment	Bit	Addr	Range
3	RAMG	External RAM Select	Write \$0A to enable		0000	1FFF
)	ROMB0	ROM Bank Select	LSB of ROM Bank #		2000	2FFF
	ROMB1	ROM Bank Select	MSB of ROM Bank #	0	3000	3FFF
2	RAMB	RAM Bank Select	RAM Bank # (Note 1)	0 – 3	4000	5FFF

General Notes: Unused bit positions in registers should be filled with zero when writing. Note 1 : When a Rumble Pak is installed, bits 0-1 select the RAM Bank (maximum of 4 banks). Bit 3 controls the Rumble Pak. Bit 2 is unusued. A MOTOR ON (set bit 3) must be issued for 2 frames to start the Rumble Pak motor if it has not yet been started, or if it has been idle for more than 3 frames.

L		ďχ	vram_addr = 0x9800	(vram_addr & 0x0300); get msb of vram addr vram is \$9800 to \$9BFF add on start of vram store msb of vram addr	
	sal	Ž	LD A,[vram_addr_MSB]	;	get msb of vram addr	(4)
	tic	\leq	AND \$03	;	vram is \$9800 to \$9BFF	(2)
	Vertical	Ā	OR \$98	;	add on start of vram	(2)
L	ľ	Z	LD [vram_addr_MSB],A	;	store msb of vram addr	(4)
L			vram_addr = (vram_add	lr	& 0xFFE0) (vram_addr &	
	Horizontal VRAM Wrap				get lsb of vram addr	
	M		LD B,A	;	copy lsb of vram addr	(1)
	⋨				mask row start addr	(2)
	Λ				save result	(1)
	tal				get lsb of vram addr	(1)
	on				calculate col offset	(1)
L	ij				add row start addr	(1)
B	Ĭ				store lsb of vram addr	(4)
2	≩		col = col & 0x1F ; /			
16	Col/Row	rap	LD A,[col] AND \$1F	;	get column (or row) keep it inside of vram	(4)
E						
Handling VRAM)				store column (or row)	(4)
匿					col ((UWORD)(row) << 5))	
	_		LD A,[row]		get row	(4)
	pp		SWAP		x 16	(2)
	ΙΨ		RLC		x 32	(2)
	ΑV				save result for later	(1)
	Æ		AND \$03 ADD \$98		calc msb vram row start add start of vram	(2)
	0					(2)
	Ξ.				set msb of vram ptr Lsb vram row start mask	٠, ,
	Col & Row To VRAM Addr				calc lsb vram row start mask	(1)
	ž.				save lsb vram row start	(1)
	ار ار				get column	(4)
	ŭ				add lsb vram row start	(1)
			LD C , A		BCcontains vram addr	(1)
				_		\ ± /

GDMA transfer time in 2xCPU mode. n = # of 16-byte blocks to transfer.

_		
_	Feature	~ mA
. <u>ē</u>	Idle Consumption	55
d	Audio	15.5
8	No Halt	3.5
Consumption	2x CPU	7.5
_	IR Receive	2
ower	IR Transmit	107
Š	Audio, No Halt, 2x CPU	83
	Everything	162

Please submit all comments/corrections to otaku@weirdness.com

Copyright © 1999 Otaku No Zoku. No part of this work may be sold for profit.

 $\widetilde{\mathsf{m}}$

										_	
										eader	
Do not switch ROM Banks if the DMA source addr is in the high ROM. Do not switch RAM Banks if the \$D000-\$DFFF	Cart Tyl	X ROM		MBC	M M M 0	Timer	Rumble	Camera	I AMA: HuC	Cart H	Cart Type 0147 SGB Function 0146 Maker Code LSB 0145 Maker Code MSB 0144 Colour 0143
DMA source addr is in the high RAM. Do not switch VRAM Banks until HDMA has completed. Source & Destination address must be 256-byte aligned.	01 02 03 04		X	1 1 2	2	2					Game Title 0134 Nintendo Logo 0104 JP \$XXXX 0101 NOP 0100
HALT cannot be used while a HDMA transfer is taking place. Screen must be enabled for a HDMA transfer to take place.	0 6 0 8 0 9 0 B		X		X X					RAM Size	02 64Kb 8KB 1 03 256Kb 32KB 4
HDMA must complete before another is initiated or HDMA registers altered. Transfer length must be correct. \$80=16 bytes \$81=32 bytes	0 D 0 F 1 0 1 1	X X X	Х	3 3 3	X 2	XX					00 256Kb 32KB 2 01 512Kb 64KB 4 02 1Mb 128KB 8
HDMA 5 is clear during HDMA transfer, set on completion. GDMA is only reliable during VBL when LCD is enabled.	13 19 1A 1B	Х	Х	3 5 5 X	2		X			N Sizes	03 2Mb 256KB 16 04 4Mb 512KB 32 05 8Mb 1MB 64
CPU halts until GDMA completes. GDMA transfer time in 1xCPU mode. 220+n*7.63µs n = # of 16-byte blocks to transfer. GDMA transfer time in 2xCPU mode. 110+n*7.63µs	1D 1E 1F FD	X	X	5	2	2	X	Х	Х 3	ROM	07 32Mb 4MB 256 08 64Mb 8MB 512 52 9Mb 1.1MB 72 53 10Mb 1.2MB 80
" C1Cl . II l	P E	_	1	ш			\perp			-11	E4 12Mb 1 EMD 06

	_				
		0 0	256Kb	32KB	2
_		01	512Kb	64KB	4
_		02	1 M b	128KB	8
_	es	0.3	2Mb	256KB	16
_	Sizes	0 4	4 M b	512KB	3 2
		0 5	8Mb	1MB	64
	ROM	0 6	16Mb	2MB	128
_	×	0.7	32Mb	4MB	256
_		0 8	64Mb	8MB	512
-		52	9 M b	1.1MB	72

2	Х	Х	1									N	Nintendo Logo					
3	Х	Х	1		Х								JP \$XXXX					
4													NOP		0 :			
5	Х		2								_		14.771					
6	Х		2		Х						зe	0.0	None		Т			
8	Х	Х									Siz	0.1	16Kb	2KB	+			
9	Х	Х			Х							0.2	64Kb	8KB	+			
В	Х			Х							RAM	0.3	256Kb	32KB	+			
С	Х	Х		Х							S				_			
D	Х	Х		Х	Х						ľ	0 6	1Mb	128KE	3			
F	Х		3		Х	Х					\vdash							
0	Х	Х	m		Х	Х						0.0	256Kb	32KB	T			
1	Х		ო									01	512Kb	64KB	+			
2	Х	Х	ო									0.2	1Mb	128KE	١			
3	Х	Х	ო		Х							0.3	2 M b	256KE				
9	Х		5								es							
Α	Х	Х	5								12	0 4	4 M b	512KE	3			
В	Х	Х	5		Х						S	0.5	8 M b	1 M B				
С	Х		Х				Х				ROM	0.6	16Mb	2 M B	T.			
D	Х	Х	5				Х				II.	0.7	32Mb	4 M B	1			
Ε	Х	Х	5		Х		Х	Ļ.,				0.8	64Mb	8MB	T			
F	<u> </u>	<u> </u>	<u> </u>					Х	1	Ш		5 2	9 M b	1.1ME	3			
D	╙	\vdash	\vdash			ㄴ	_	ᆫ	Х	Щ		5.3	10Mb	1.2ME	2			
Ε				ı	ı		ı		ı	3		23	20110	I . Z P1 I	1			

Ш	Τ 0	4	4	ኅ	Λ	Λ					ш	0.0	256Kb	32KB	2
	11	Х		ო							ш	01	512Kb	64KB	4
	12	Х	Х	ო							ш	0.2	1Mb	128KB	- 8
	13	Х	Х	ო	Х							0.3	2Mb	256KB	1.6
	19	Х		5							ze				
	1 A	Х	Х	5								0 4	4Mb	512KB	32
	1 B	Х	Х	5	Х						\mathbf{z}	0.5	8Mb	1 M B	64
	1 C	Х		Х			Х				ROM	0 6	16Mb	2MB	128
	1 D	Х	Х	5			Х				III.	0.7	32Mb	4MB	256
	1 E	Х	Х	5	Х		Х	Х				0.8	64Mb	8MB	512
	FD	-	-	-				Λ	Х		ш	5 2	9 M b	1.1MB	72
	FE	-	-	-					^	3		5 3	10Mb	1.2MB	8 0
	FF									1		5 4	12Mb	1.5MB	96