```
1
     `timescale 1ns / 1ps
     /**********************************
 2
 3
 4
     * Engineer: Justin Maeder; 015906629
 5
     * Email:
               Justin maeder@hotmail.com
 6
     * Filename: vga sync.v
     * Date:
 7
                April 4, 2019
 8
     * Version: 14.7
     * Description: The Video Graphics Array (VGA) syncronization circuit outputs a hsync
 9
10
                   and vsync signals which are the time required to transverse a row and
11
                   transverse the entire screen respectively. For this project we
12
                   implemented 640-by-480 VGA screen with a 25MHz pixel rate. This means
1.3
                   that 25M pixels are processed in one second. A ticker module was
14
                   implemented to take our on-board clock of 100MHz and create a 25MHz
15
                   pulse. Outside of the 640-by-480 visable screen, there are borders
16
                   to account for which create a 800-by-525 horizontal-by-vertical scan.
17
                   The video-on output indicates if the screen is on and is active when
18
                   horizontal and vertical video on signals are active. pixel {\bf x} and
19
                   pixel y are output wires that are used to display the static objects.
2.0
     ***********************************
21
22
     module vga sync(clk, reset, hsync, vsync, video on, pixel x, pixel y, p tick);
23
2.4
        // constant declaration
        // VGA 640-by-480 sync parameters
25
26
        localparam
2.7
          HD = 640, // horizontal display area
28
          HF = 48 , // h. front (left) border
29
          HB = 16 , // h. back (right) border
          HR = 96 , // h. retrace
30
          VD = 480, // vertical display area
31
          VF = 10 , // v. front (top) border
32
          VB = 33 , // v. back (bottom) border
33
34
          VR = 2 ; // v. retrace
35
36
        // Input & Output Declarations
37
        input wire clk, reset;
38
        output wire hsync, vsync, video on, p tick;
        output wire [9:0] pixel x, pixel y;
39
40
        // Sync counters
41
        reg [9:0] h count reg, h count next;
42
        reg [9:0] v count reg, v count next;
43
44
        // Output buffers
45
        reg v sync reg, h sync reg;
46
        wire v sync next, h sync next;
47
48
        // video on signals
49
        wire h video, v video;
50
51
        // Status signal
52
        wire h end, v end, pixel tick;
53
54
        // Instantiate ticker
        ticker tick0(.clk(clk), .reset(reset),.k(2'd3), .tick(pixel tick));
55
56
57
       // Registers
```

```
58
         always @(posedge clk, posedge reset)
 59
            if (reset) begin
 60
               h count reg <= 10'b0;
               v count reg <= 10'b0;</pre>
 61
 62
               h sync reg <= 1'b0;
 63
               v sync reg <= 1'b0;
 64
               end
 65
            else begin
 66
               h count reg <= h count next;
 67
               v count reg <= v count next;</pre>
 68
               h_sync_reg <= h_sync_next;</pre>
 69
               v sync reg <= v sync next;</pre>
 70
               end
 71
 72
         // status signals
 7.3
         // end of horizontal counter (799)
 74
         assign h end = (h count reg==(HD+HF+HB+HR-1));
 75
         // end of vertical counter (524)
 76
         assign v end = (v count reg==(VD+VF+VB+VR-1)) ;
 77
 78
         // next-state logic of mod-800 horizontal sync counter
 79
         always @(*)
 80
            if (pixel tick) // 25 MHz pulse
 81
               if (h end) h count next = 10'b0;
 82
                          h count next = h count reg + 1'b1;
 83
            else h count next = h count reg;
 84
 85
         // next-state logic of mod-525 vertical sync counter
 86
         always @(*)
 87
            if (pixel tick & h end)
 88
               if (v end) v count next = 10'b0;
 89
               else v count next = v count reg + 1'b1;
 90
            else v count next = v count reg;
 91
 92
         // horizontal and vertical sync, buffered to avoid glitch
 93
         // h-svnc-next asserted between 656 and 751
 94
         assign h sync next = (h count next>=(HD+HB) && h count next<=(HD+HB+HR-1));</pre>
 95
         // vh-sync-next asserted between 490 and 491
 96
         assign v sync next = (v count next>=(VD+VF) && v count next<=(VD+VF+VR-1));</pre>
 97
 98
         // Horizontal Video On, HIGH ACTIVE when horizontal scan 0 through 639
 99
         assign h video = (h count reg>=10'd0 && h count reg <= (HD-1));</pre>
100
101
         // Vertical Video On, HIGH ACTIVE when vertical count scan 0 through 479
102
         assign v video = (v count reg>=10'd0 && v count reg <= (VD-1));</pre>
103
104
         // Video on/off
105
         assign video on = h video && v video;
106
         // output
107
         assign hsync = ~h sync reg;
         assign vsync = ~v sync reg;
108
109
         assign pixel x = h count reg;
110
         assign pixel y = v count reg;
         assign p tick = pixel tick;
111
112
      endmodule
```