```
1
    `timescale 1ns / 1ps
    /***************************
 2
 3
    * Engineer: Justin Maeder; 015906629
 4
    * Email: Justin maeder@hotmail.com
 5
    * Filename: ticker.v
 6
 7
    * Date: February 13, 2019
    * Version: 14.7
 8
    * Description: The ticker module takes the 100MHz Nexys 4 clock as well as a 2-bit
 9
                  constant value (k), and outputs a desired clock.
10
11
    *************************
12
13
    module ticker(clk, reset, k, tick);
14
       // Input & Output Declarations
15
16
       input clk,reset;
       input [1:0] k;
17
18
       output tick;
19
20
       // Hold 20-bit values of flops
21
       reg [1:0] count, ncount;
22
       // Tick = "1" if if count meets desired constant
23
       assign tick = (count == k);
24
25
       // Combinational block to increment ncount until tick = "1", then reset ncount.
26
2.7
       always @ (*) begin
28
          if (tick) ncount = 2'b0;
29
          else
                  ncount = count + 2'b1;
30
       end
31
       // Sequential block to hold state as count increments
32
33
       always @ (posedge clk, posedge reset) begin
34
          if (reset) count <= 2'b0;</pre>
35
          else
               count <= ncount;
36
       end
37
3.8
    endmodule
```