```
1
     `timescale 1ns / 1ps
     /**********************************
 2
 3
 4
     * Engineer: Justin Maeder; 015906629
 5
     * Email:
               Justin maeder@hotmail.com
 6
     * Filename: VGA controller tf.v
 7
     * Date:
               May 5, 2019
 8
     * Version: 14.7
     * Description: This is a self-checking test bench. All inputs are registers, all
 9
                   outputs are wires. First, I instantiated the VGA controller which is
10
                   the design under test or DUT. I then imported signals as wires from
11
12
                   lower level modules. Then I created a clock. I set the inputs clock
1.3
                   and reset and deactived reset to 0 after 10 nS. The purpose of
14
                   this test bech is to go through the given requirements and print any
15
                   discrepancies that might have occured in the design.
16
     ************************************
17
18
19
     module VGA controller tf;
2.0
        // Inputs
21
22
        reg clk;
23
        reg reset;
24
        reg btn up, btn down;
25
26
        // Outputs
       wire hsync;
2.7
28
        wire vsync;
29
        wire [11:0] rgb;
30
31
        // Pullout signals from ticker module
32
        wire tick = pong.vsync unit.tick0.tick;
33
        wire [1:0] count = pong.vsync unit.tick0.count;
34
        // Pullout signals from vsync unit module
35
        wire [9:0] pixel x = pong.vsync unit.pixel x, pixel y = pong.vsync unit.pixel y;
36
        wire [9:0] h count = pong.vsync unit.h count reg;
37
        wire [9:0] v count = pong.vsync unit.v count reg;
38
        wire h video = pong.vsync unit.h video, v video = pong.vsync unit.v video,
39
            h end = pong.vsync unit.h end, v end = pong.vsync unit.v end,
40
             video on = pong.vsync unit.video on;
        // Pullout signals from pong grf unit
41
42
        wire [11:0] graph rgb = pong.pong0.graph rgb;
43
        wire wall on = pong.pong0.wall on,
44
             bar on = pong.pong0.bar on,
45
             sq ball on = pong.pong0.sq ball on;
46
47
        // Instantiate the Design Under Test (DUT)
48
        VGA controller pong(.clk(clk),
49
                            .reset(reset),
50
                            .hsync(hsync),
51
                            .vsync(vsync),
52
                            .rgb(rgb),
53
                            .btn up(btn up),
54
                            .btn down(btn down));
55
56
        // 1. Instantiate a clock
57
        always #5 clk = ~clk;
```

```
58
 59
         initial begin
 60
            // Initialize Inputs
 61
            clk = 0;
            reset = 1;
 62
 63
 64
            // Wait 10 ns for global reset to finish
 65
            reset = 0;
 66
 67
         end
 68
 69
         // Add stimulus here
 70
         always @ (posedge clk, posedge reset) begin
 71
 72
            // Requirement 1: Reset shall bring the VGA Synchronization circuit to a
 7.3
                               known state with all outputs inactive.
 74
            if( reset )
 75
               if ( (hsync === 1'b0) || (vsync === 1'b0) || (rgb != 12'b0) ) begin
 76
                  $display("Reset does not bring circuit to a known state");
 77
                  $stop;
 78
                  end
79
 80
            // Requirement 2: The VGA synchronization Logic shall be updated at a 25
81
            //
                               MHz rate.
82
            if( (tick === 1'b1) && (count !== 2'd3) ) begin
               $display("VGA was not updated at 25MHz");
83
84
               $stop;
85
            end
86
 87
            // Requirement 3: The Horizontal Scan Count shall be updated at the 25 MHz
88
                               rate.
            if( (tick === 1'b1) && (h count === h count + 10'b1) ) begin
 89
 90
               $display("Horizontal Scan Count does not update at the 25 MHz rate");
 91
               $stop;
92
            end
93
            // Requirement 4: The Horizontal Scan Count shall range from 0 to 799.
94
9.5
            if( !( (h count >= 10'd0) && (h count <= 10'd799) ) ) begin
96
               $display("%d is not within the Horizontal Scan Count 0 - 799",h count);
 97
               $stop;
 98
            end
 99
100
            // Requirement 5: The Horizontal Sync signal shall be LOW ACTIVE and shall
                              be active from Horizontal Scan Count 656 through 751.
101
102
            if( (hsync === 1'b1) && (h count >= 10'd656) && (h count <= 10'd751) ) begin
                  $display("Horizontal Sync Signal was not LOW active from Horizontal");
103
                  $display("Scan Count 656 - 751 --> %d h count is the problem",h count);
104
105
                  $stop;
106
            end
107
            // Requirement 6: The Horizontal Video On signal shall be HIGH ACTIVE and
108
109
                               shall be active from Horizontal Scan Count 0 through 639.
            if( (h count >= 10'd0) && (h count <= 10'd639) && (h video === 1'b0) ) begin
110
               $display("Horizontal Video On signal not active on scan count %d",h count);
111
112
               $stop;
113
            end
114
```

```
115
            // Requirement 7: The Vertical Scan Count shall be updated at the
116
            // completion of a Horizontal Scan.
            if( (tick === 1'b1) && (h end === 1'b1) && (v count == v count + 1'b1) )begin
117
              $display("Vertical Scan count was not updated after Horizontal scan");
118
119
              $stop;
120
121
122
            // Requirement 8: The Vertical Scan Count shall range from 0 to 524.
123
            if( !((v count >= 10'd0) && (v count <= 10'd524)) ) begin
              $display("Vertical Scan Count is not in range, count = %d", v count);
124
125
               $stop;
126
            end
127
128
            // Requirement 9: The Vertical Sync signal shall be LOW ACTIVE and shall be
                           active from Vertical Scan Count 490 through 491.
129
            if( (v count >= 10'd490) && (v count <= 10'd491) && (vsync === 1'b1) ) begin
130
              $display("Vertical Sync is active incorrectly = %d", v count);
131
132
              $stop;
133
            end
134
135
            // Requirement 10: The Vertical Video On signal shall be HIGH ACTIVE and
                           shall be active from Vertical Scan Count 0 through 479.
136
137
            if( (v count >= 10'd0) && (v count <= 10'd479) && (v video !== 1'b1) ) begin
138
              $display("Vertical video on signal is active incorrectly = %d",v count);
139
               $stop;
140
            end
141
142
            // Requirement 11: The Video On signal shall be HIGH ACTIVE and shall be
143
            //
                             active when Horizontal Video On and Vertical Video On
144
            //
                             are active at the same time.
            if( (h video === 1'b1) && (v video === 1'b1) && (video on !== 1'b1) ) begin
145
              $\frac{1}{2}\text{display}(\text{"Video On signal is not active when vertical and horizontal on");}
146
147
               $stop;
148
            end
149
            // Requirement 12: The RGB signals shall be driven while the Video On
150
                              signal is ACTIVE. When the Video On signal is INACTIVE
151
152
            //
                              the RGB signals shall be held at 0.
            if( (video on === 1'b1 && graph rgb === 12'h000) ||
153
                (video on === 1'b0 && graph rgb !== 12'h000) ) begin
154
               $display("Video On and RGB signals are incorrectly driven");
155
156
              $stop;
157
            end
158
            // OBJECT MAPPING REQUIREMENTS
159
160
161
            // WALL requirements for placement and rgb
            if ( (pixel x \ge 10'd32) && (pixel x \le 10'd35) &&
162
                (pixel_y >= 10'd0) && (pixel_y <= 10'd480) &&
163
               (graph rgb === 12'h00F) && (wall on !== 1'b1) ) begin
164
               $display("Wall was not properly displayed");
165
166
               $stop;
167
            end
168
            // BAR requirements for placement and rgb
169
170
            if( (pixel x \ge 10'd600) && (pixel x \le 10'd603) &&
                (graph rgb === 12'hF00) && (bar on !== 1'b1) ) begin
171
```

## VGA\_controller\_tf.v

```
172
               $display("Bar was not properly displayed");
173
               $display("%d %d %d", pixel x, pixel y, bar on);
174
               $stop;
175
            end
176
177
            // BALL requirements for placement and rgb
178
            if( (graph rgb === 12'h777) && (sq ball on !== 1'b1) ) begin
179
                $display("Ball was not properly displayed");
180
181
            end
182
         end // end always @
183
     endmodule
```