```
1
    `timescale 1ns / 1ps
    /*****************************
2
3
    * Engineer: Justin Maeder; 015906629
 4
    * Email:
5
            Justin maeder@hotmail.com
6
    * Filename: AISO.v
7
    * Date:
            February 13, 2019
8
    * Version: 14.7
    * Description: The Asynchronous-in, synchronous out module is meant to prevent all
9
                flops in our design from reaching a metastable state when reset is
10
                released. With this module when reset it released, all flops will
11
12
                reset at the same time.
1.3
14
    *************************
    module AISO(clk, reset, rst s);
15
16
17
      // Input & Output Declarations
      input clk, reset;
18
19
      output wire rst s;
2.0
21
      // Hold values of flops
22
      reg
          QMeta, QOK;
23
      24
25
      // Sequential Block to reset or hold states on the active edge of the clock //
      26
2.7
      always @ (posedge clk, posedge reset)
28
         if (reset) {QMeta, QOK} <= 2'b0;</pre>
29
                 {QMeta, QOK} <= {1'b1,QMeta};
         else
30
      // Invert output of second flop
31
      assign rst s = \sim QOK;
32
33
34
    endmodule
```