Chapter 4: Pipelined Processors

Topics

- Stalling
- Branch Misprediction Example

Announcements

Buffer Lab is due next Monday Oct 27 by 8 am

Sign up for time slots later this week

Recitation Exercises #4 released next Monday, due in a week

Midterm #2 approximately the week of Nov 10

Essential that you read the textbook in detail & do the practice problems

■ Read Chapter 4, but Skip 4.2, 4.3.4, 4.5.9-4.5.11 (skip the PIPE implementation), 4.5.13. Overall, skipping these sections will save you about 50 pages of reading


CS:APP

Recap

Traced execution of a single instruction (addl, rmmovl) through 6 stages of CPU

Insert registers between each stage to create *pipeline*

- Increases instruction processing rate of CPU
- Limitations: nonuniform delays, register delays
- Issue: Data dependency/ hazard
- Issue: Branch misprediction



Data Dependencies: No Nop


demo-h0.ys

0x000: irmovl \$10,%edx

0x006: irmovl \$3,%eax

0x00c: addl %edx, %eax

0x00e: halt



Assume all registers initialized to zero

Data Dependencies: 3 Nop's

demo-h3.ys

0x000: irmovl \$10, %edx

0x006: irmovl \$3,%eax


0x00c: nop

0x00d: nop


0x00e: nop

0x00f: addl %edx, %eax

0x011: halt



Stalling an Instruction



CPU hardware recognizes a data dependency/hazard and stalls an instruction until results are ready

- In our example, addl instruction depends on %edx and %eax
- These are not set until the Writeback stages of each irmovl are done
- So stall add1 instruction at the Decode stage, introducing bubbles or effectively nops

CS:APP


Branch Misprediction Example

```
0 \times 0 0 0 :
          xorl %eax,%eax
                             # %eax always zero
0x002:
          ine t
                             # Not taken
0 \times 007:
          irmovl $1, %eax
                             # Fall through
0x00d:
          nop
0x00e:
          nop
0 \times 00 f:
          nop
0 \times 010: halt
0x011: t: irmovl $3, %edx # Target (Should not execute)
0x017: irmovl $4, %ecx
                             # Should not execute
0x01d: irmovl $5, %edx
                             # Should not execute
```


Should only execute first 7 instructions

demo-j.ys

Branch Misprediction Trace



- Incorrectly execute multiple instructions at branch target
- CPU hardware realizes a mistake has occurred in branch prediction, and ignores the results of speculative execution, makes the correct jump and starts refilling the pipeline



Return Example

demo-ret.ys

```
0x000:
          irmovl Stack, %esp # Initialize stack pointer
0 \times 006:
                             # Avoid hazard on %esp
          nop
0 \times 007:
          nop
0x008:
          nop
0x009: call p
                              # Procedure call
0x00e:
          irmovl $5,%esi
                            # Return point
0 \times 014:
      halt
0x020: pos 0x20
0x020: p: nop
                                # procedure
0 \times 021:
          nop
0 \times 022:
          nop
0x023: ret
0x024: irmovl $1,%eax
                                # Should not be executed
0x02a:
          irmovl $2,%ecx
                                # Should not be executed
0x030:
          irmovl $3,%edx
                                # Should not be executed
0x036:
          irmovl $4,%ebx
                                # Should not be executed
0x100:
      .pos 0x100
0x100: Stack:
                              # Stack: Stack pointer
```


Require lots of nops to avoid data hazards

Incorrect Return Example

demo-ret

Ε 0×023 : ret F D M W 0×024 : irmovl \$1,%eax # Oops! E M W F 0x02a: irmovl \$2, %ecx # Oops! E M W D F Ε 0x030: irmovl \$3, %edx # Oops! M 0x00e: irmovl \$5,%esi # Return F F

Incorrectly execute 3 instructions following ret



W

M

W

Supplementary Slides

Pipeline Summary

Concept

- Break instruction execution into 5 stages
- Run instructions through in pipelined mode

Limitations

- Can't handle dependencies between instructions when instructions follow too closely
- Data dependencies
 - One instruction writes register, later one reads it
- Control dependency
 - Instruction sets PC in way that pipeline did not predict correctly
 - Mispredicted branch and return

Fixing the Pipeline – see text

- Stalling CPU sees dependencies & dynamically inserts nops
- Forwarding data directly to next stage(s) rather than wait for the clock

Pipeline Summary

More modern CPUs use out-of-order execution and parallel execution to achieve faster performance

■ Pipelining is still popular in embedded processors

– 13 – CS:APP