# Lab 3 Report

ECE 124

Group 17 Session 204

Gurvijaypal Aujla Yuhao Chen

## **4-bit Comparator Truth Table**

Comparison Inputs from 1-Bit Comparators												4-Bit Comparator Outputs		
A3 <b3< td=""><td>A3=B3</td><td>A3&gt;B3</td><td>A2<b2< td=""><td>A2=B2</td><td>A2&gt;B2</td><td>A1<b1< td=""><td>A1=B1</td><td>A1&gt;B1</td><td>A0<b0< td=""><td>A0=B0</td><td>A0&gt;B0</td><td>A<b< td=""><td>A=B</td><td>A&gt;B</td></b<></td></b0<></td></b1<></td></b2<></td></b3<>	A3=B3	A3>B3	A2 <b2< td=""><td>A2=B2</td><td>A2&gt;B2</td><td>A1<b1< td=""><td>A1=B1</td><td>A1&gt;B1</td><td>A0<b0< td=""><td>A0=B0</td><td>A0&gt;B0</td><td>A<b< td=""><td>A=B</td><td>A&gt;B</td></b<></td></b0<></td></b1<></td></b2<>	A2=B2	A2>B2	A1 <b1< td=""><td>A1=B1</td><td>A1&gt;B1</td><td>A0<b0< td=""><td>A0=B0</td><td>A0&gt;B0</td><td>A<b< td=""><td>A=B</td><td>A&gt;B</td></b<></td></b0<></td></b1<>	A1=B1	A1>B1	A0 <b0< td=""><td>A0=B0</td><td>A0&gt;B0</td><td>A<b< td=""><td>A=B</td><td>A&gt;B</td></b<></td></b0<>	A0=B0	A0>B0	A <b< td=""><td>A=B</td><td>A&gt;B</td></b<>	A=B	A>B
0	0	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	0	1
1	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	1	0	0
0	1	0	0	0	1	Х	Х	Х	Х	Х	Х	0	0	1
0	1	0	1	0	0	Х	Х	Х	Х	Х	Х	1	O	Ø
0	1	0	0	1	0	0	0	1	Х	Х	Х	9	0	1
0	1	0	0	1	0	1	0	0	Х	Х	X	7	0	0
0	1	0	0	1	0	0	1	0	0	0	1	0	0	1
0	1	0	0	1	0	0	1	0	1	O	0	1	O	O
0	1	0	0	1	0	0	1	0	0	1	0	0	1	0

#### **Top-level Design**

```
-- Group 17: Yuhao Chen & Gurvijaypal Aujla
        library ieee:
        use ieee.std_logic_1164.all;
      □entity LogicalStep_Lab3_top is port (
                           : in std_logic;
: in std_logic_vector(3 downto 0);
: in std_logic_vector(7 downto 0);
: out std_logic_vector(11 downto 0)
            clk_in
 8
            pb
 9
10
11
12
13
        end LogicalStep_Lab3_top;
14
15
      □architecture design of LogicalStep_Lab3_top is
16
17
18
        -- Provided Project Components Used
19
20
21
22
23
24
25
26
27
28
29
30
31
      icomponent Tester port (
            MC_TESTMODE : in std_logic;
I1EQI2,I1GTI2,I1LTI2 : in std_logic;
input1 : in std_logic_vector(3 downto 0);
input2 : in std_logic_vector(3 downto 0);
TEST_PASS : out std_logic
        end component;
      in component HVAC port (
                                         : in std_logic;
                                         : in std_logic;
32
            run_n
                                        in std_logic;
out std_logic_vector (3 downto 0)
33
             increase, decrease
34
35
36
37
        end component:
38
39
      F-- Add Other Components here
⊖component Compx4 port (
40
            compx4_a, compx4_b: in std_logic_vector(3 downto 0);
41
            compx4_lt, compx4_eq, compx4_gt : out std_logic
42
43
44
45
        end component;
46
      Ecomponent EMAC port (
                                                : in std_logic_vector(3 downto 0);
```

#### **Top-level Design Continued**

```
□component EMAC port (
| pb
| lt, eq, gt
                     In std_logic_vector(3 downto 0);

lt, eq, gt : in std_logic;
leds : out std_logic_vector(5 downto 0);
vacon : out std_logic;
increase, decrease, run_n : out std_logic;
   end component;
            | Component Mux port ( | hex_num1, hex_num0 | : in std_logic_vector(3 downto 0); | mux_select | : in std_logic_vector(3 downto 0) | hex_out | : out std_logic_vector(3 downto 0)
                end component;
             E-- create any signals to be used
| signal current_temp, mux_temp | std_logic_vector(3 downto 0); -- current_temp; stores 4-bit value of the current_temp | signal increase, decrease, run_n, lt, eq, gt | std_logic; -- mux_temp; stores 4-bit value of either desired_temp or vacation_temp, dependent on vacation_temp_mode input|
|-- increase, decrease, run_n; stores the output of EMAC for input in HVAC, dependent on 4-bit comparator |
|-- increase, decrease, run_n; stores the output of 4-bit a < 4-bit b, 4-bit a > 4-bit b, 4-bit a > 4-bit b respectively
               -- Here the circuit begins
               begin
                 -- 4-bit 2-1 mux for selecting desired_temp or vacation_temp
             Dinstl: Mux port map (
sw(7 downto 4), sw(3 downto 0),
pb(3),
mux_temp
               -- HVAC component controlling current_temp
                   run_n,
increase, decrease,
current_temp(3 downto 0)
            -- 4-bit comparator. Compare the value of the current_temp and the output of the 4-bit 2-1 mux
Einst3: Compx4 port map (
           Binst3: Compx4 port map (
    mux_temp(3 downto 0), current_temp(3 downto 0),
    lt, eq, gt
);
               -- Tester component controlling MAG_test led
           -- Tester component controlls
-- inst4: Tester port map (
pb(2),
eq, gt, lt,
sw(3 downto 0),
curred_temp(3 downto 0),
leds(6)
            -- Energy Monitor and Control (EMAC) logic component
Elinsts: EMAC port map (
pb(3 downto 0),
lt, eq. gt,
leds(5 downto 0),
leds(7),
                     increase, decrease, run_n
               -- Assign the current_temp value to leds[11] to leds[8]
leds(11 downto 8) <= current_temp(3 downto 0);</pre>
            end design;
```

#### 4-bit 2 to 1 Multiplexer Design

```
-- Group 17: Yuhao Chen & Gurvijaypal Aujla
 2
       library ieee;
use ieee.std_logic_1164.all;
 4
     □ entity Mux is port (
| hex_num1, hex_num0 : in std_logic_vector(3 downto 0);
 5
 6
          mux_select : in std_logic;
hex_out : out std_logic_vector(3 downto 0)
 8
 9
      -);
      end Mux;
10
11
12
13
     □architecture mux_logic of Mux is
14
     ₫--
15
     | -- Provided Project Components Used
16
17
18
19
     | -- Add Other Components here
20
21
      -- Create any signals to be used
22
23
24
25
26
27
28
29
      -- Here the circuit begins
     ⊟begin
       with mux_select select
       hex_out <= hex_num0 when '0',
hex_num1 when '1';
30
31
32
33
34
      Lend mux_logic;
```

#### 1-bit Comparator Design

```
library ieee;
      use ieee.std_logic_1164.all;
 2
 3
    ⊟entity Compx1 is port (
 4 5
                                         : in std_logic;
         compx1_a, compx1_b
         compx1_lt, compx1_eq, compx1_gt : out std_logic
 8
      end Compx1;
    □architecture dataflow of Compx1 is
11
12
    Ė--
13
    | -- Provided Project Components Used
14
15
16
     | -- Add Other Components here
17
18
19
     | -- Create any signals to be used
20
21
22
23
24
25
26
27
     -- Here the circuit begins
     □begin
28
      compx1_lt <= (not compx1_a) and compx1_b; -- A < B; 1-bit A < 1-bit B
29
      compx1_eq <= not (compx1_a xor compx1_b); -- A == B; 1-bit A == 1-bit B
      compx1_gt <= compx1_a and (not compx1_b); -- A > B; 1-bit A > 1-bit B
30
31
32
      end dataflow;
```

#### **4-bit Comparator Design**


```
-- Group 17: Yuhao Chen & Gurvijaypal Aujla
                library ieee;
use ieee.std_logic_1164.all;
             ⊟entity Compx4 is port (
                                                                                                              : in std_logic_vector(3 downto 0);
                        compx4_a, compx4_b : in std_logic_
compx4_lt, compx4_eq, compx4_gt : out std_logic
                 end Compx4;
10
             □architecture dataflow of Compx4 is
11
12
13
14
             □-- Provided Project Components Used
15
16
17
18
               | -- Add Other Components here
19
20
21
22
23
24
25
26
27
28
            component Compx1
                              compx1_a, compx1_b : in std_logic;
compx1_lt, compx1_eq, compx1_gt : out std_logic
                 end component;
              --- Create any signals to be used
              | signal res_gt, res_eq, res_lt: std_logic_vector(3 downto 0); -- res_gt, res_eq, res_lt: signal used to store the values of each bit comparison for each of the 4 1-bit comparators -- each 1-bit comparator will store their outputs to each (A > B), (A == B), and (A < B) vector for later use
30
31
32
33
34
35
36
37
                -- Here the circuit begins
                 begin
                   -- 1-bit comparator for 1st bit of each 4-bit input
            39
 40
41
42
43
44
                -- 1-bit comparator for 2nd bit of each 4-bit input
           48
49
50
51
52
53
54
55
56
57
58
59
60
               -- 1-bit comparator for 3rd bit of each 4-bit input
             ⊟inst3: Compx1 port map (
| compx4_a(1), compx4_b(1),
                       res_lt(1), res_eq(1), res_gt(1)
               -- 1-bit comparator for 4th bit of each 4-bit input
             res_lt(0), res_eq(0), res_gt(0)
               compx4_lt <= res_lt(3) or (res_eq(3) and res_lt(2)) or (res_eq(3) and res_eq(2) and res_lt(1)) or (res_eq(3) and res_eq(2) and res_eq(1) and res_lt(0)); -- A < B; 4-bit A < 4-bit B compx4_eq <= res_eq(3) and res_eq(2) and res_eq(2) and res_eq(3) and res_eq(4) and res_eq(5) and res_eq(6) and res_eq(6) and res_eq(7) and res_eq(8) and res_eq(8) and res_eq(9) and res_
                end dataflow:
```

#### **Energy Monitor and Control Logic Design**


```
-- Group 17: Yuhao Chen & Gurvijaypal Aujla
              library ieee;
              use ieee.std_logic_1164.all;
          ⊟entity EMAC is port (
                   pb
lt, eq, gt
                                                                         : in std_logic_vector(3 downto 0);
                                                                        : in std_logic;
: out std_logic_vector(5 downto 0);
: out std_logic;
                    leds
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
33
33
34
40
41
42
43
44
44
44
54
                    increase, decrease, run_n : out std_logic
             end EMAC;
           □architecture design of EMAC is
              -- Provided Project Components Used
              -- Add Other Components here
              -- Create any signals to be used
              -- Here the circuit begins
           □begin
            increase <= gt;
decrease <= lt;
run_n <= pb(2) or pb(1) or pb(0);
leds(0) <= gt;
leds(1) <= eq;
leds(3) <= (not eq) and (not (pb(2) or pb(1) or pb(0));
leds(5) <= pb(0);
leds(4) <= pb(0);
leds(4) <= pb(1);
vacon <= pb(3);

-- mux_temp > current_temp ==> increase
-- mux_temp < current_temp ==> decrease
-- run_n set to off (according to HVAC requirements) when MC_test_mode, door_open, or window_open are e
-- when mux_temp < current_temp, ac is on
-- when mux_temp > current_temp, furnace is on
-- when mux_temp == current_temp, are at right temp
-- when mux_temp /= current_temp, and mc_test_mode, window_open, or door_open are not on, blower is on
-- when window_open is on, door_open_led is on
-- when window_open is on, vacation_mode_led is on
-- when vacation_mode_led is on
                                                                                                                                       -- run_n set to off (according to HVAC requirements) when MC_test_mode, door_open, or window_open are enabled
            Lend design;
```


## Functional Simulation 1 of the 4-bit Comparator (PART A): Input\_A = 1




## Functional Simulation 2 of the 4-bit Comparator (PART A): Input\_A = 2




### Functional Simulation 3 of the 4-bit Comparator (PART A): Input\_A = 5




## Functional Simulation 4 of the 4-bit Comparator (PART A): Input\_A = 8



## Functional Simulation 1 of the Energy Monitor (PART B): HVAC Control Waveform



## Functional Simulation 2 of the Energy Monitor (PART B): SENSOR Operations Waveform



## Functional Simulation 3 of the Energy Monitor (PART B): Tester Operations Waveform

