

Lab 4 Report

ECE 124

Group 17 Session 204

Gurvijaypal Aujla

Yuhao Chen

Top-level Design

```

1  -- Group 17: Yuhao Chen & Gurvijaypal AuJla
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.ALL;
4  USE ieee.numeric_std.ALL;
5
6  ENTITY LogicalStep_Lab4_top IS
7  PORT
8  (
9      clk      : in std_logic;
10     rst_n    : in std_logic;
11     pb       : in std_logic_vector(3 downto 0);
12     sw       : in std_logic_vector(7 downto 0);
13     leds     : out std_logic_vector(15 downto 0)
14 );
15 END LogicalStep_Lab4_top;
16
17 ARCHITECTURE Circuit OF LogicalStep_Lab4_top IS
18
19     -- Provided Project Components Used
20
21     -----
22
23     -- Add Other Components here
24     -----
25
26     COMPONENT RAC_movement PORT
27     (
28         clk, RESET_n, CLK_EN, MOTION_EN, EXTENDER_POS : IN std_logic := '0';
29
30         x_target, y_target : IN std_logic_vector(3 downto 0);
31         x_leds, y_leds     : OUT std_logic_vector(3 downto 0);
32         error_led          : OUT std_logic := '0';
33         is_not_moving      : OUT std_logic := '0';
34     );
35 END COMPONENT;
36
37 COMPONENT RAC_extender PORT
38 (
39     clk_input, rst_n, extender_toggle, extender_enabled : IN std_logic;
40
41     extender_output : OUT std_logic;
42     state_output    : OUT std_logic_vector(3 downto 0);
43     fully_extended  : OUT std_logic;
44 );
45 END COMPONENT;
46
47 COMPONENT RAC_grappler PORT
48 (
49     rst_n, grappler_toggle, fully_extended : IN std_logic;
50
51     grappler_open1_closed0 : OUT std_logic;
52 );
53 END COMPONENT;
54
55 -- Create any signals to be used
56
57 SIGNAL Extender_fully_extended : std_logic;
58 SIGNAL Movement_not_changing : std_logic;
59 SIGNAL Not_retracted         : std_logic;
60
61 -- Here the circuit begins
62
63 BEGIN
64
65     -- RAC X-Y position movement component: Controls the current X-Y position of the RAC
66     inst1: RAC_movement PORT MAP (clk, rst_n, pb(3), pb(2), Not_retracted, sw(3 downto 4), sw(3 downto 0), leds(15 downto 12), leds(11 downto 8), leds(0), Movement_not_changing);
67
68     -- RAC extender component: Controls the position of the extender of the RAC
69     inst2: RAC_extender PORT MAP (clk, rst_n, pb(1), Movement_not_changing, Not_retracted, leds(7 downto 4), Extender_fully_extended);
70
71     -- RAC grappler component: Controls the state of the grappler of the RAC
72     inst3: RAC_grappler PORT MAP (rst_n, pb(0), Extender_fully_extended, leds(3));
73
74 END Circuit;

```

1-bit Comparator Design

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity Comp1 is port (
5      comp1_a, comp1_b      : in std_logic;
6      comp1_lt, comp1_eq, comp1_gt : out std_logic
7  );
8  end Comp1;
9
10 architecture dataflow of Comp1 is
11
12     --
13     -- Provided Project Components Used
14     -----
15
16     -- Add Other Components here
17     -----
18
19     -- Create any signals to be used
20     -----
21
22
23     -- Here the circuit begins
24
25 begin
26     comp1_lt <= (not comp1_a) and comp1_b; -- A < B; 1-bit A < 1-bit B
27     comp1_eq <= not (comp1_a xor comp1_b); -- A == B; 1-bit A == 1-bit B
28     comp1_gt <= comp1_a and (not comp1_b); -- A > B; 1-bit A > 1-bit B
29
30 end dataflow;
```

4-bit Comparator Design

```
1  -- Group 17: Yuhao Chen & Gurvijaypal Aujla
2  library ieee;
3  use ieee.std_logic_1164.all;
4
5  entity Comp4 is port (
6      comp4_a, comp4_b      : in std_logic_vector(3 downto 0);
7      comp4_lt, comp4_eq, comp4_gt : out std_logic
8  );
9  end Comp4;
10
11 architecture dataflow of Comp4 is
12
13     -- Provided Project Components Used
14     -----
15
16     -- Add Other Components here
17     -----
18
19     component Comp1
20     port (
21         comp1_a, comp1_b      : in std_logic;
22         comp1_lt, comp1_eq, comp1_gt : out std_logic
23     );
24     end component;
25
26     -----
27
28     -- Create any signals to be used
29     signal res_gt, res_eq, res_lt : std_logic_vector(3 downto 0); -- res_gt, res_eq, res_lt: signal used to store the values of each bit comparison for each of the 4 1-bit comparators
30     -- each 1-bit comparator will store their outputs to each (A > B), (A == B), and (A < B) vector for later use
31     -----
32
33     -- Here the circuit begins
34
35     begin
36
37         -- 1-bit comparator for 1st bit of each 4-bit input
38         inst1: Comp1 port map (
39             comp4_a(3), comp4_b(3),
40             res_lt(3), res_eq(3), res_gt(3)
41         );
42
43         -- 1-bit comparator for 2nd bit of each 4-bit input
44         inst2: Comp1 port map (
45             comp4_a(2), comp4_b(2),
46             res_lt(2), res_eq(2), res_gt(2)
47         );
48
49         -- 1-bit comparator for 3rd bit of each 4-bit input
50         inst3: Comp1 port map (
51             comp4_a(1), comp4_b(1),
52             res_lt(1), res_eq(1), res_gt(1)
53         );
54
55         -- 1-bit comparator for 4th bit of each 4-bit input
56         inst4: Comp1 port map (
57             comp4_a(0), comp4_b(0),
58             res_lt(0), res_eq(0), res_gt(0)
59         );
60
61         comp4_lt <= res_lt(3) or (res_eq(3) and res_lt(2)) or (res_eq(3) and res_eq(2) and res_lt(1)) or (res_eq(3) and res_eq(2) and res_eq(1) and res_lt(0)); -- A < B; 4-bit A < 4-bit B
62         comp4_eq <= res_eq(3) and res_eq(2) and res_eq(1) and res_eq(0); -- A == B; 4-bit A == 4-bit B
63         comp4_gt <= res_gt(3) or (res_eq(3) and res_gt(2)) or (res_eq(3) and res_eq(2) and res_gt(1)) or (res_eq(3) and res_eq(2) and res_eq(1) and res_gt(0)); -- A > B; 4-bit A > 4-bit B
64
65     end dataflow;
```

4-bit Up/Down Binary Counter Design

```
1  -- Group 17: Yuhao Chen & Gurvijaypal Aujla
2  library IEEE;
3  use IEEE.std_logic_1164.all;
4  use IEEE.numeric_std.all;
5
6  ENTITY U_D_Bin_Counter4bit IS PORT
7  (
8      CLK          : in std_logic := '0';
9      RESET_n      : in std_logic := '0';
10     CLK_EN       : in std_logic := '0';
11     UP1_DOWN0    : in std_logic := '0';
12     COUNTER_BITS : out std_logic_vector(3 downto 0)
13 );
14 END ENTITY;
15
16 ARCHITECTURE one OF U_D_Bin_Counter4bit IS
17
18     --
19     -- Provided Project Components Used
20     -----
21
22     -- Add other components here
23     -----
24
25     -- Create any signals to be used
26     -----
27
28     SIGNAL ud_bin_counter : UNSIGNED(3 downto 0);
29
30     -- Here the circuit begins
31
32 BEGIN
33     -- This process synchronizes the activity to a clock
34     PROCESS (CLK, RESET_n) IS
35     BEGIN
36
37         -- Reset the counter if on active low
38         IF (RESET_n = '0') THEN
39             ud_bin_counter <= "0000";
40
41         -- On clock rise, update counter by 1 digit based on current state of UP1_DOWN0
42         ELSIF (rising_edge(CLK)) THEN
43
44             IF ((UP1_DOWN0 = '1') AND (CLK_EN = '1')) THEN
45                 ud_bin_counter <= (ud_bin_counter + 1);
46             ELSIF ((UP1_DOWN0 = '0') AND (CLK_EN = '1')) THEN
47                 ud_bin_counter <= (ud_bin_counter - 1);
48             END IF;
49
50         END IF;
51     END PROCESS;
52
53     -- The COUNTER_BITS output is set to the value of the 4-bit binary counter signal
54     COUNTER_BITS <= std_logic_vector(ud_bin_counter);
55
56 END one;
```


RAC Movement Design PART 1/3

```

1  -- Group 17: Yuhao Chen & Gurvijaypal Aujla
2  library IEEE;
3  use IEEE.std_logic_1164.all;
4  use IEEE.numeric_std.all;
5
6  ENTITY RAC_movement IS PORT
7  (
8      CLK, RESET_n, CLK_EN, MOTION_EN, EXTENDER_POS : IN std_logic := '0';
9
10
11
12
13      x_target, y_target : IN std_logic_vector(3 downto 0);
14      x_leds, y_leds : OUT std_logic_vector(3 downto 0);
15      Error_led : OUT std_logic := '0';
16      is_not_moving : OUT std_logic := '0';
17  );
18  END ENTITY;
19
20  ARCHITECTURE movement_circuit OF RAC_movement IS
21
22  --
23  -- Provided Project Components Used
24  -----
25
26  COMPONENT U_D_Bin_Counter4bit PORT -- Same as the 8-bit counter provided, but changed to be 4-bits wide
27  (
28      CLK : IN std_logic := '0';
29      RESET_n : IN std_logic := '0';
30      CLK_EN : IN std_logic := '0';
31      UP1_DOWN0 : IN std_logic := '0';
32      COUNTER_BITS : OUT std_logic_vector(3 downto 0)
33  );
34  END COMPONENT;
35
36  -- Add Other Components here
37  -----
38
39  |
40
41  COMPONENT Comp4 PORT -- 4-bit comparator to tell our 4-bit counter if it needs to increase, decrease or remain the same
42  (
43      comp4_a, comp4_b : IN std_logic_vector(3 downto 0);
44      comp4_lt, comp4_eq, comp4_gt : OUT std_logic;
45  );
46  END COMPONENT;
47
48  -- Create any signals to be used
49  -----
50
51
52
53  SIGNAL x_temp_target : std_logic_vector(3 downto 0); -- Temporary targets to store any newly inputted target values, will be processed as a valid target once RAC is no longer moving
54  SIGNAL y_temp_target : std_logic_vector(3 downto 0);
55
56  SIGNAL x_target_pos : std_logic_vector(3 downto 0); -- Current X-Y targets, value is of the last inputted target while the RAC was not moving. Only updates once position is reached
57  SIGNAL y_target_pos : std_logic_vector(3 downto 0);
58
59  SIGNAL x_current_pos : std_logic_vector(3 downto 0); -- Current X-Y position
60  SIGNAL y_current_pos : std_logic_vector(3 downto 0);
61
62  SIGNAL x_lt, x_eq, x_gt : std_logic; -- 4-bit comparator outputs for X-position
63  SIGNAL y_lt, y_eq, y_gt : std_logic; -- 4-bit comparator outputs for Y-position
64

```

RAC Movement Design PART 2/3

```
64
65 SIGNAL counter_x_enabled : std_logic;           -- Additional signal to hold if we have reached out X-target
66 SIGNAL counter_y_enabled : std_logic;           -- Additional signal to hold if we have reached out y-target
67
68 SIGNAL fault_error       : std_logic := '0';     -- Signal to hold if we have reached a System Fault Error, and control the pausing of all processes until cleared
69
70
71
72 -- Here the circuit begins
73
74 BEGIN
75
76 -- Logic:
77 -- 1. Store into temp value
78 -- 2. Push temp value into target when previous target reached
79 -- 3. Compare current position and target
80 -- 4. If not at target, take a step towards target
81
82
83 -- when RAC's motion push button is pressed AND released, store the inputted target into a temporary holder
84
85 temp_target: PROCESS (MOTION_EN, RESET_n) IS
86 BEGIN
87     IF (falling_edge(MOTION_EN)) THEN
88         x_temp_target <= x_target;
89         y_temp_target <= y_target;
90     END IF;
91     IF (RESET_n = '0') THEN
92         x_temp_target <= "0000";
93         y_temp_target <= "0000";
94     END IF;
95
96 END PROCESS;
97
98 -- This process synchronizes the activity to a clock
99 set_target: PROCESS (CLK) IS
100 BEGIN
101
102 -- If we are not moving (reached our previous target), we can update our current target from the stored temporary target
103 IF (counter_x_enabled = '0' AND counter_y_enabled = '0') THEN
104     x_target_pos <= x_temp_target;
105     y_target_pos <= y_temp_target;
106 END IF;
107 IF (RESET_n = '0') THEN
108     x_target_pos <= "0000";
109     y_target_pos <= "0000";
110 END IF;
111
112 END PROCESS;
113
114
115 -- 4-bit comparator components used to compare x-y current positions with targets, and store their values into their respective signal
116
117 inst1: compx4 PORT MAP (x_current_pos, x_target_pos, x_lt, x_eq, x_gt);
118
119 inst2: compx4 PORT MAP (y_current_pos, y_target_pos, y_lt, y_eq, y_gt);
120
121
122
123 PROCESS (CLK) IS
124 BEGIN
125
126 -- If there is no fault error, set our error_led to (0)
127 IF (fault_error = '0') THEN
```

RAC Movement Design PART 3/3

```
125
126 -- If there is no fault error, set our error_led to (0)
127 IF( fault_error = '0') THEN
128     error_led <= '0';
129 END IF;
130
131 -- If we had a System Fault Error but cleared it, clear the fault error and enable movement
132 IF(fault_error = '1' AND EXTENDER_POS = '0') THEN
133     fault_error <= '0';
134     error_led <= '0';
135 END IF;
136
137 -- If our extender is not retracted and we try and move, create a fault error
138 IF((counter_x_enabled = '1' OR counter_y_enabled = '1') AND EXTENDER_POS = '1') THEN
139     fault_error <= '1';
140     error_led <= '1';
141     counter_x_enabled <= '0';
142     counter_y_enabled <= '0';
143
144 -- Otherwise if our x or y positions are not at their targets, movement for that one component is enabled
145 ELSIF (falling_edge(CLK)) THEN
146     counter_x_enabled <= not x_eq;
147     counter_y_enabled <= not y_eq;
148 END IF;
149
150 END PROCESS;
151
152 -- 4-bit up/down binary counter components to change current x and y positions to move towards target
153 inst3: U_D_Bin_Counter4bit PORT MAP (CLK, RESET_n, counter_x_enabled, x_lt, x_current_pos);
154
155 inst4: U_D_Bin_Counter4bit PORT MAP (CLK, RESET_n, counter_y_enabled, y_lt, y_current_pos);
156
157 -- Assign our current position for x and y to their respective outputs
158 x_leds <= x_current_pos;
159 y_leds <= y_current_pos;
160
161 -- RAC_extender is active high
162 is_not_moving <= not (counter_x_enabled or counter_y_enabled);
163
164 END movement_circuit;
```


RAC Extender Design PART 1/3

```

1  -- Group 17: Yuhao Chen & Gurvijaypal Aujla
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  ENTITY RAC_extender IS PORT
7  (
8      clk_input, rst_n, extender_toggle, extender_enabled : IN std_logic;
9
10
11
12      extender_output : OUT std_logic;
13      state_output    : OUT std_logic_vector(3 downto 0);
14      fully_extended  : OUT std_logic;
15  );
16  END ENTITY;
17
18
19  ARCHITECTURE ext_circuit OF RAC_extender IS
20
21      --
22      -- Provided Project Components Used
23      -----
24
25      -- Add Other Components here
26      -----
27
28      -- Create any data types to be used
29      -----
30
31
32
33      TYPE STATE_NAMES IS (State_retracted, State_1st_extend, State_2nd_extend, State_3rd_extend, State_extended, State_1st_retract, State_2nd_retract, State_3rd_retract); -- List all the STATE_NAMES values
34
35
36      -- Create any signals to be used
37      -----
38
39      SIGNAL current_state, next_state : STATE_NAMES; -- current_state, next_state: Signals of type STATE_NAMES
40
41      SIGNAL DIRECTION_UP1_DOWN0 : std_logic := '0'; -- DIRECTION_UP1_DOWN0: Determines which direction the extender should be going, 1 (UP) to 'extend' or increase state values (0000 -> 1111) and 0 (DOWN) 'retract' or to decrease state values (1111 -> 0000)
42
43
44      -- Here the circuit begins
45
46
47      BEGIN
48
49      PROCESS (extender_toggle, current_state, extender_enabled, rst_n) IS
50      BEGIN
51
52
53          -- Checks: if extender push button was pressed AND released
54          -- if we are fully extended or fully retracted
55          -- if RAC is not moving X-Y positions
56          -- if reset (active low) is not pressed
57          -- If so, we flip out current direction of movement
58
59          IF (falling_edge(extender_toggle) AND (current_state = State_retracted OR current_state = State_extended) AND (extender_enabled = '1') AND (rst_n = '1')) THEN
60              DIRECTION_UP1_DOWN0 <= NOT (DIRECTION_UP1_DOWN0);
61          END IF;
62
63

```

RAC Extender Design PART 2/3

```
63 |
64 |     -- Reset direction
65 |     IF (rst_n = '0') THEN
66 |         DIRECTION_UP1_DOWN0 <= '0';
67 |     END IF;
68 |
69 |
70 | END PROCESS;
71 |
72 | -----
73 | --State Machine:
74 | -----
75 |
76 | -- REGISTER_LOGIC PROCESS:
77 |
78 | -- This process synchronizes the activity to a clock
79 | Register_Section: PROCESS (clk_input, rst_n)
80 | BEGIN
81 |
82 |     -- Reset to first state
83 |     IF (rst_n = '0') THEN
84 |         current_state <= State_retracted;
85 |
86 |     -- Any time we reach the rising edge of the clock input, go to the next state
87 |     ELIF(rising_edge(clk_input)) THEN
88 |         current_state <= next_state;
89 |     END IF;
90 |
91 | END PROCESS;
92 |
93 |
94 | -- TRANSITION LOGIC PROCESS
95 |
96 |
97 | -- Logic to determine if we should go from fully retracted to fully extended and back based on our desired current direction (DIRECTION_UP1_DOWN0)
98 |
99 | Transition_Section: PROCESS (current_state, DIRECTION_UP1_DOWN0)
100 | BEGIN
101 |     CASE current_state IS
102 |     WHEN State_retracted => -- 0000
103 |         IF(DIRECTION_UP1_DOWN0 = '1') THEN
104 |             next_state <= State_1st_extend;
105 |         ELSE
106 |             next_state <= State_retracted;
107 |         END IF;
108 |
109 |     WHEN State_1st_extend => -- 1000
110 |         next_state <= State_2nd_extend;
111 |
112 |     WHEN State_2nd_extend => -- 1100
113 |         next_state <= State_3rd_extend;
114 |
115 |     WHEN State_3rd_extend => -- 1110
116 |         next_state <= State_extended;
117 |
118 |     WHEN State_extended => -- 1111
119 |         IF(DIRECTION_UP1_DOWN0 = '0') THEN
120 |             next_state <= State_1st_retract;
121 |         ELSE
122 |             next_state <= State_extended;
123 |         END IF;
124 |
```

RAC Movement Design PART 3/3

```
125
126         WHEN State_1st_retract =>          -- 1110
127             next_state <= State_2nd_retract;
128
129         WHEN State_2nd_retract =>          -- 1100
130             next_state <= State_3rd_retract;
131
132         WHEN State_3rd_retract =>          -- 1000
133             next_state <= State_retracted;
134     END CASE;
135 END PROCESS;
136
137 -- DECODER SECTION PROCESS (Moore Form)
138
139 -- Assigns values to the state output from our current extender position, extender output for if we are no longer retracted, and fully extended if we are fully extended
140 -- Does so for each of the 8 possible states
141 Decoder_Section: PROCESS (current_state)
142 BEGIN
143     CASE current_state IS
144         WHEN State_retracted =>
145             state_output <= "0000";
146             extender_output <= '0';
147             fully_extended <= '0';
148
149         WHEN State_1st_extend =>
150             state_output <= "1000";
151             extender_output <= '1';
152             fully_extended <= '0';
153
154         WHEN State_2nd_extend=>
155             state_output <= "1100";
156             extender_output <= '1';
157             fully_extended <= '0';
158
159         WHEN State_3rd_extend=>
160             state_output <= "1110";
161             extender_output <= '1';
162             fully_extended <= '0';
163
164         WHEN State_extended =>
165             state_output <= "1111";
166             extender_output <= '1';
167             fully_extended <= '1';
168
169         WHEN State_1st_retract =>
170             state_output <= "1110";
171             extender_output <= '1';
172             fully_extended <= '0';
173
174         WHEN State_2nd_retract =>
175             state_output <= "1100";
176             extender_output <= '1';
177             fully_extended <= '0';
178
179         WHEN State_3rd_retract =>
180             state_output <= "1000";
181             extender_output <= '1';
182             fully_extended <= '0';
183
184     END CASE;
185 END PROCESS;
186
187 END ARCHITECTURE ext_circuit;
```

RAC Grappler Design


```
1  -- Group I7: Yuhao Chen & Gurvijaypal Aujla
2  library IEEE;
3  use IEEE.std_logic_1164.all;
4  use IEEE.numeric_std.all;
5
6  ENTITY RAC_grappler IS PORT
7  (
8      rst_n, grappler_toggle, fully_extended : IN std_logic; -- rst_n:          Reset input
9      -- fully_extended:          Input from RAC grappler to determine if fully extended. If not fully extended, we can't open grappler, else we can,
10      grappler_open1_closed0                : OUT std_logic -- grappler_toggle: Push button to trigger the grappler when pressed AND released (only if extender is fully extended),
11      -- grappler_open1_closed0: Output state of if grappler is opened or closed
12  );
13  END ENTITY;
14
15  ARCHITECTURE grap_circuit OF RAC_grappler IS
16
17      -- Provided Project Components Used
18      -----
19
20      -- Add Other Components here
21      -----
22
23      -- Create any signals to be used
24      -----
25
26      SIGNAL grappler_state : std_logic := '0'; -- stores the current state of the grappler; open: (1), closed: (0)
27
28      -- Here the circuit begins
29
30  BEGIN
31
32      grap_proc: PROCESS (grappler_toggle, rst_n)
33      BEGIN
34
35          -- If grappler_toggle is pressed AND released, and the RAC extender is fully extended we can open/close the grappler
36          IF(falling_edge(grappler_toggle) AND (fully_extended = '1')) THEN
37              grappler_state <= not grappler_state;
38          END IF;
39
40          -- Reset the grappler state
41          IF(rst_n = '0') THEN
42              grappler_state <= '0';
43          END IF;
44
45      END PROCESS;
46
47      -- Sets the grappler_open1_closed0 to the current state of the grappler
48      grappler_open1_closed0 <= grappler_state;
49
50  END grap_circuit;
```

RAC Extender State Diagram for State Machine




When in state_retracted, we continue to loop in to this state until the condition of DIRECTION_UP1_DOWN0 changes from 0 to 1. After this we change to state_1st_extended which has an output of (1000), this state has no loop and will directly take us to state_2nd_extend. This state has an output of (1100), and has no loop and will directly take us to state state_3rd_extend. This state has an output of (1110), and has no loop and will directly take us to state state_extended where the extender is fully extended. Here we will continue to loop in to ourself until the condition DIRECTION_UP1_DOWN0 changes from 1 to 0 and will take us back to state_retracted via the following states. We will first go to state_1st_retract which has a value of (1110) and no loop so this will directly take us to state_2nd_retract. Here we have a value of (1100) and no loop so this will directly take us to state_3rd_retract. Here we have a value of (1000) and no loop so this will directly take us to state_retracted. And thus we are back to the beginning.


RAC Block Diagram for Top Level




RAC Block Diagram for Movement Component




RAC Block Diagram for Extender Component



RAC Block Diagram for Grappler




Functional Simulation of X/Y Transport Operations




[Link if blurry](#)

Functional Simulation of Extender Operations




[Link if blurry](#)

Functional Simulation of Grappler Operations



[Link](#) if blurry

Functional Simulation of Registers Being Reset When rst_n is Active



[Link](#) if blurry