# Lab 4 Report

ECE 124

Group 17 Session 204

Gurvijaypal Aujla Yuhao Chen

#### **Top-level Design**

```
Group 17: Yuhao Chen & Gurvijaypal Aujla
          LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
         □ENTITY LogicalStep_Lab4_top IS
         CIk
                                        : in std_logic;
: in std_logic,
: in std_logic_vector(3 downto 0);
: in std_logic_vector(7 downto 0);
: out std_logic_vector(15 downto 0)
                  rst_n
pb
sw
leds
END LogicalStep_Lab4_top;
         DARCHITECTURE Circuit OF LogicalStep_Lab4_top IS
               -- Provided Project Components Used
         E-- Add Other Components here
                      CLK, RESET_N, CLK_EN, MOTION_EN, EXTENDER_POS : IN std_logic := '0';
                                                                                                                                                                                                   -- CLK:
-- RESET_n:
-- CLK_EN:
                                                                                                                                                                                                                                               clock, Reset input, Clock enabler for the 4-bit counter Push button to store the specified X-Y targets for movement when pressed AND released, Input from RAC extender to determine if we are changing the current extender position Target 4-bit positions for our RAC to move to Leds to display our current X-Y positions output if we trip a system Fault Error (moving when RAC extender is extended) output if we are currently changing our X-Y position
                                                                                                                                                                                                   -- MOTION_EN:
                                                                                                                                                                                                   -- EXTENDER_POS:
-- x_target, y_target:
-- x_leds, y_leds:
-- Error_led:
                                                                                                                  : IN std_logic_vector(3 downto 0);
: OUT std_logic_vector(3 downto 0);
: OUT std_logic := '0';
: OUT std_logic := '0'
                        x_target, y_target
x_leds, y_leds
Error_led
                        is_not_moving
           END COMPONENT;
          COMPONENT RAC_extender PORT
                                                                                                                                                                                                                                                           Clock,
Reset input,
Push button to enable extender when pressed AND released,
Input from RAC Movement to see if we are changing X-Y positions. If moving, can't extend, else we can,
outputs if we are no longer in the fully retracted state (not in 0000),
outputs the 4-bit value for our current location (0000, 1000, 1110, or 1111)
outputs if we are in the fully extended state (1111)
                         clk_input, rst_n, extender_toggle, extender_enabled : IN std_logic;
                                                                                                                                                                                                               -- clk_input:
                                                                                                                                                                                                              -- rst_n:

-- extender_toggle:

-- extender_enabled:

-- extender_output:
                                                                                                                                    : OUT std_logic;
: OUT std_logic_vector(3 downto 0);
: OUT std_logic
                          extender_output
                                                                                                                                                                                                                  - state_output:
- fully_extended:
                         state_output
fully_extended
          );
END COMPONENT;
          COMPONENT RAC_grappler PORT
                rst_n, grappler_toggle, fully_extended : IN std_logic; -- rst_n: -- fully_extended: -- grappler_toggle: -- grappler_toggle: -- grappler_openl_closed0:
                                                                                                                                                                                                   Reset input
Input from RAC grappler to determine if fully extended. If not fully extended, we can't open grappler, else we can, Push button to trigger the grappler when pressed AND released (only if extender is fully extended), output state of if grappler is opened or closed
          END COMPONENT;
         -- Create any signals to be used
            SIGNAL Extender_fully_extended : std_logic;
SIGNAL Movement_not_changing : std_logic;
SIGNAL Not_retracted : std_logic;
                                                                                                            -- Extender_fully_extended: stores the value from the extender component for if the extender is fully extended (1), otherwise (0)

-- Movement_not_changing: stores the value from the movement component for if the RAC is changing its X-Y position (0), otherwise it is not moving (1)

-- Not_retracted: stores the value from the extender component for if the extender is not fully retracted (1), otherwise (0)
             -- Here the circuit begins
             BEGIN
             -- RAC X-Y position movement component; Controls the current X-Y position of the RAC inst1: RAC_movement PORT MAP (clk, rst_n, pb(3), pb(2), Not_retracted, sw(7 downto 4), sw(3 downto 0), leds(15 downto 12), leds(11 downto 8), leds(0), Movement_not_changing);
               -- RAC extender component: Controls the position of the extender of the RAC
             inst2: RAC_extender PORT MAP (clk, rst_n, pb(1), Movement_not_changing, Not_retracted, leds(7 downto 4), Extender_fully_extended);
            -- RAC grappler component; Controls the state of the grappler of the RAC inst3: RAC_grappler PORT MAP (rst_n, pb(0), Extender_fully_extended, leds(3));
```

#### 1-bit Comparator Design

```
library ieee;
      use ieee.std_logic_1164.all;
 2
 3
    ⊟entity Compx1 is port (
 4 5
                                         : in std_logic;
         compx1_a, compx1_b
         compx1_lt, compx1_eq, compx1_gt : out std_logic
 8
      end Compx1;
    □architecture dataflow of Compx1 is
11
12
    Ė--
13
    | -- Provided Project Components Used
14
15
16
     | -- Add Other Components here
17
18
19
     | -- Create any signals to be used
20
21
22
23
24
25
26
27
     -- Here the circuit begins
     □begin
28
      compx1_lt <= (not compx1_a) and compx1_b; -- A < B; 1-bit A < 1-bit B
29
      compx1_eq <= not (compx1_a xor compx1_b); -- A == B; 1-bit A == 1-bit B
      compx1_gt <= compx1_a and (not compx1_b); -- A > B; 1-bit A > 1-bit B
30
31
32
      end dataflow;
```

### **4-bit Comparator Design**

```
-- Group 17: Yuhao Chen & Gurvijaypal Aujla
                library ieee;
use ieee.std_logic_1164.all;
             ⊟entity Compx4 is port (
                                                                                                              : in std_logic_vector(3 downto 0);
                        compx4_a, compx4_b : in std_logic_
compx4_lt, compx4_eq, compx4_gt : out std_logic
                 end Compx4;
10
             □architecture dataflow of Compx4 is
11
12
13
14
             □-- Provided Project Components Used
15
16
17
18
               | -- Add Other Components here
19
20
21
22
23
24
25
26
27
28
            component Compx1
                              compx1_a, compx1_b : in std_logic;
compx1_lt, compx1_eq, compx1_gt : out std_logic
                 end component;
              --- Create any signals to be used
              | signal res_gt, res_eq, res_lt: std_logic_vector(3 downto 0); -- res_gt, res_eq, res_lt: signal used to store the values of each bit comparison for each of the 4 1-bit comparators -- each 1-bit comparator will store their outputs to each (A > B), (A == B), and (A < B) vector for later use
30
31
32
33
34
35
36
37
                -- Here the circuit begins
                 begin
                   -- 1-bit comparator for 1st bit of each 4-bit input
            39
 40
41
42
43
44
                -- 1-bit comparator for 2nd bit of each 4-bit input
           48
49
50
51
52
53
54
55
56
57
58
59
60
               -- 1-bit comparator for 3rd bit of each 4-bit input
             ⊟inst3: Compx1 port map (
| compx4_a(1), compx4_b(1),
                       res_lt(1), res_eq(1), res_gt(1)
               -- 1-bit comparator for 4th bit of each 4-bit input
             res_lt(0), res_eq(0), res_gt(0)
               compx4_lt <= res_lt(3) or (res_eq(3) and res_lt(2)) or (res_eq(3) and res_eq(2) and res_lt(1)) or (res_eq(3) and res_eq(2) and res_eq(1) and res_lt(0)); -- A < B; 4-bit A < 4-bit B compx4_eq <= res_eq(3) and res_eq(2) and res_eq(2) and res_eq(3) and res_eq(4) and res_eq(5) and res_eq(6) and res_eq(6) and res_eq(7) and res_eq(8) and res_eq(8) and res_eq(9) and res_
                end dataflow:
```

### 4-bit Up/Down Binary Counter Design

```
-- Group 17: Yuhao Chen & Gurvijaypal Aujla
        library IEEE;
        use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
 6 7 8
      □ENTITY U_D_Bin_Counter4bit IS PORT
      CLK : in std_logic := '0';

RESET_n : in std_logic := '0';

CLK_EN : in std_logic := '0';

UP1_DOWNO : in std_logic := '0';
 9
10
11
12
13
                COUNTER_BITS : out std_logic_vector(3 downto 0)
14
15
       END ENTITY:
16
      □ ARCHITECTURE one OF U_D_Bin_Counter4bit IS
17
18
19
        -- Provided Project Components Used
20
21
22 23
      ⊟-- Add Other Components here
24 25
      = -- Create any signals to be used
27
28
29
30
        SIGNAL ud_bin_counter : UNSIGNED(3 downto 0);
        -- Here the circuit begins
31
32
      BEGIN
34
35
          -- This process synchronizes the activity to a clock
      PROCESS (CLK, RESET_n) IS
36
37
38
      -- Reset the counter if on active low
IF (RESET_n = '0') THEN
ud_bin_counter <= "0000";
39
40
41
42
43
            -- On clock rise, update counter by 1 digit based on current state of UP1_DOWNO ELSIF (rising_edge(CLK)) THEN
44 45
                IF (( UP1_DOWN0 = '1') AND (CLK_EN = '1')) THEN
46 47
                ud_bin_counter <= (ud_bin_counter + 1);

ELSIF (( UP1_DOWNO = '0') AND (CLK_EN = '1')) THEN

ud_bin_counter <= (ud_bin_counter - 1);
48
49
50
51
52
53
54
55
56
57
58
                END IF:
            END IF:
        END PROCESS;
        -- The COUNTER_BITS output is set to the value of the 4-bit binary counter signal
        COUNTER_BITS <= std_logic_vector(ud_bin_counter);
       LEND one;
```

#### **RAC Movement Design PART 1/3**

```
-- Group 17: Yuhao Chen & Gurvijaypal Aujla
        library IEEE;
use IEEE.std_logic_1164.all;
        use IEEE.numeric_std.all;
      □ENTITY RAC_movement IS PORT
                 CLK, RESET_n, CLK_EN, MOTION_EN, EXTENDER_POS : IN std_logic := '0';
                                                                                                                                                 -- RESET n:
                                                                                                                                                                                   Reset input,
10
                                                                                                                                                                                   Clock enabler for the 4-bit counter
                                                                                                                                                 -- CLK_EN:
                                                                                                                                                                                   Push button to store the specified X-Y targets for movement when pressed AND released, 
Input from RAC Extender to determine if we are changing the current extender position 
Target 4-bit positions for our RAC to move to
                                                                                                                                                 -- MOTION_EN:
11
12
13
14
15
16
17
18
19
20
                                                                                                                                                 -- EXTENDER_POS:
                                                                                     : IN std_logic_vector(3 downto 0);
: OUT std_logic_vector(3 downto 0);
: OUT std_logic := '0';
: OUT std_logic := '0'
                x_target, y_target
x_leds, y_leds
Error_led
                                                                                                                                                -- x_target, y_target:
-- x_leds, y_leds:
-- Error_led:
                                                                                                                                                                                   Leds to display our current X-Y positions
Output if we are currently changing our X-Y position
Output if we are currently changing our X-Y position
                 is_not_moving
                                                                                                                                                 -- is_not_moving:
        END ENTITY;
      EARCHITECTURE movement_circuit OF RAC_movement IS
21
22
23
24
25
26
27
28
29
        -- Provided Project Components Used
      COMPONENT U_D_Bin_Counter4bit PORT -- Same as the 8-bit counter provided, but changed to be 4-bits wide
                                      : IN std_logic := '0';
                 RESET_n
30
31
32
33
34
35
36
37
38
39
40
                 CLK_EN
                 UP1 DOWNO
                UP1_DOWN0 : IN std_logic := '0';
COUNTER_BITS : OUT std_logic_vector(3 downto 0)
        END COMPONENT:
       d -- Add Other Components here
      ECOMPONENT Compx4 PORT -- 4-bit comparator to tell our 4-bit counter if it needs to increase, decrease or remain the same
41
42
43
44
45
46
            compx4_a, compx4_b
compx4_lt, compx4_eq, compx4_gt : IN std_logic_vector(3 downto 0);
        END COMponent;
47
48
49
50
51
       B-- Create any signals to be used
52
53
54
55
56
57
58
59
60
61
62
63
64
                                               : std_logic_vector(3 downto 0);
: std_logic_vector(3 downto 0);
                                                                                                  -- Temporary targets to store any newly inputed target values, will be processed as a valid target once RAC is no longer moving
        SIGNAL x_temp_target
        SIGNAL y_temp_target
        SIGNAL x_target_pos
SIGNAL y_target_pos
                                              : std_logic_vector(3 downto 0);
: std_logic_vector(3 downto 0);
                                                                                                  -- Current X-Y targets, value is of the last inputted target while the RAC was not moving. Only updates once position is reached
         SIGNAL x_current_pos
                                              : std_logic_vector(3 downto 0);
: std_logic_vector(3 downto 0);
                                                                                                  -- Current X-Y position
        SIGNAL y_current_pos
                                                                                                  -- 4-bit comparator outputs for X-position
-- 4-bit comparator outputs for Y-position
         SIGNAL x_lt, x_eq, x_gt
         SIGNAL y_lt, y_eq, y_gt
```

#### **RAC Movement Design PART 2/3**

```
SIGNAL counter_x_enabled : std_logic;
SIGNAL counter_y_enabled : std_logic;
                                                                                         -- Additional signal to hold if we have reached out X-target
-- Additional signal to hold if we have reached out y-target
 65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
                                           : std_logic := '0';
                                                                                         -- Signal to hold if we have reached a System Fault Error, and control the pausing of all processes until cleared
         SIGNAL fault_error
         -- Here the circuit begins
         BEGIN
       ⊟-- Logic:
                        1. Store into temp value
                        2. Push temp value into target when previous target reached
                        3. Compare current position and target
 81
82
83
84
85
                        4. If not at target, take a step towards target
          -- When RAC's motion push button is pressed AND released, store the inputted target into a temporary holder
       temp_target: PROCESS (MOTION_EN, RESET_n) IS
 86
87
88
        BEGIN
       IF (falling_edge(MOTION_EN)) THEN
                x_temp_target <= x_target;
y_temp_target <= y_target;</pre>
 89
90
91
92
93
94
95
96
97
98
99
             END IF:
             IF (RESET_n = '0') THEN
            x_temp_target <= "0000";
y_temp_target <= "0000";
END IF;
         END PROCESS;
         -- This process synchronizes the activity to a clock
       ☐set_target: PROCESS (CLK) IS
100
101
         -- If we are not moving (reached our previous target), we can update our current target from the stored temporary target IF(counter_x_enabled = '0' AND counter_y_enabled = '0') THEN
102
103
104
                 x_target_pos <= x_temp_target;</pre>
105
                 y_target_pos <= y_temp_target;</pre>
106
107
            IF (RESET_n = '0') THEN
108
                x_target_pos <= "0000";
y_target_pos <= "0000";
109
110
111
             END IF:
111
112
113
114
115
116
117
118
         END PROCESS;
         -- 4-bit comparator components used to compare X-Y current positions with targets, and store their values into their respective signal
         inst1: Compx4 PORT MAP (x_current_pos, x_target_pos, x_lt, x_eq, x_gt);
119
120
121
122
         inst2: Compx4 PORT MAP (y_current_pos, y_target_pos, y_lt, y_eq, y_gt);
123
124
       PROCESS (CLK) IS
125
          -- If there is no fault error, set our error_led to (0)
IF( fault_error = '0') THEN
```

#### **RAC Movement Design PART 3/3**

```
126
             -- If there is no fault error, set our error_led to (0)
            IF( fault_error = '0') THEN
    ERRor_led <= '0';</pre>
127
128
129
130
             -- If we had a System Fault Error but cleared it, clear the fault error and enable movement
131
            IF(fault_error = '1' AND EXTENDER_POS = '0') THEN
    fault_error <= '0';</pre>
132
133
                Error_led <= '0';
134
135
136
            -- If our extender is not retracted and we try and move, create a fault error IF((counter_x_enabled = '1') OR counter_y_enabled = '1') AND EXTENDER_POS = '1') THEN
137
138
                fault_error <= '1';

Fror_led <= '1';

counter_x_enabled <= '0';

counter_y_enabled <= '0';
139
140
141
142
143
144
            -- Otherwise if our X or Y positions are not at their targets, movement for that one component is enabled ELSIF (falling_edge(CLK)) THEN
145
146
                counter_x_enabled <= not x_eq;
147
                counter_y_enabled <= not y_eq;
148
149
150
         END PROCESS;
151
152
153
154
155
         -- 4-bit up/down binary counter components to change current X and Y positions to move towards target
         inst3: U_D_Bin_Counter4bit PORT MAP (CLK, RESET_n, counter_x_enabled, x_lt, x_current_pos);
156
157
         inst4: U_D_Bin_Counter4bit PORT MAP (CLK, RESET_n, counter_y_enabled, y_lt, y_current_pos);
158
159
         -- Assign our current position for X and Y to their respective outputs
160
         x_leds <= x_current_pos;</pre>
161
         y_leds <= y_current_pos;
162
163
164
         -- RAC_extender is active high
         is_not_moving <= not (counter_x_enabled or counter_y_enabled);
165
166
167
       LEND movement_circuit;
168
```

#### RAC Extender Design PART 1/3

```
Group 17: Yuhao Chen & Gurvijaypal Aujla
         -- Group 17: Yunao Chen & Gur
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
       □ENTITY RAC_extender IS PORT □
-- clk_input:
-- rst_n:
-- extender_toggle:
-- extender_enabled:
-- extender_output:
-- state_output:
-- fully_extended:
                     clk_input, rst_n, extender_toggle, extender_enabled
                                                                                                                                                                                                                Clock, Reset input, Push button to enable extender when pressed AND released, Push button to enable extender when pressed AND released, Input from RAC Movement to see if we are changing X-Y positions. If moving, kan't extend, else we can, outputs if we are no longer in the fully retracted state (not in 0000), outputs if we are no longer in the fully retracted state (not in 0000), outputs if we are in the fully extended state (1111)
                     extender_output
                    state_output
fully_extended
       ☐ ARCHITECTURE ext_circuit OF RAC_extender IS
            -- Provided Project Components Used
            -- Add Other Components here
            -- Create any data types to be used
            TYPE STATE_NAMES IS (State_retracted, State_1st_extend, State_2nd_extend, State_3rd_extend, State_1st_retract, State_2nd_retract); -- List all the STATE_NAMES values
            -- Create any signals to be used
            SIGNAL current_state, next_state : STATE_NAMES;
                                                                                                   -- current_state, next_state: Signals of type STATE_NAMES
            SIGNAL DIRECTION_UP1_DOWNO : std_logic := '0';
                                                                                                                                                       Determines which direction the extender should be going, 1 (UP) to 'extend' or increase state values (0000 \rightarrow 1111) and 0 (DOWN) 'retract' or to decrease state values (1111 \rightarrow 0000)
                                                                                                   -- DIRECTION_UP1_DOWN0:
            -- Here the circuit begins
            PROCESS (extender_toggle, current_state, extender_enabled, rst_n) IS
             -- Checks: if extender push button was pressed AND released
-- if we are fully extended or fully retracted
-- if RAC is not moving X-Y positions
-- if reset (active low) is not pressed
-- if so, we flip out current direction of movement
             IF (falling_edge(extender_toggle) AND (current_state = State_retracted or current_state = State_extended) AND (extender_enabled = '1') AND (rst_n = '1')) THEN DIRECTION_UP1_DOWNO <= not (DIRECTION_UP1_DOWNO);
END IF:
```

#### RAC Extender Design PART 2/3

```
-- Reset direction
IF (rst_n = '0') THEN
 64
 65
 66
67
                   DIRECTION_UP1_DOWNO <= '0';
            END IF:
 69
 70
        END PROCESS;
 71
72
73
74
75
76
77
78
79
          -- REGISTER_LOGIC PROCESS:
          -- This process synchronizes the activity to a clock
       ERegister_Section: PROCESS (clk_input, rst_n)
 80
 81
 82
           -- Reset to first state
IF (rst_n = '0') THEN
 83
 84
               current_state <= State_retracted;
 85
            -- Any time we reach the rising edge of the clock input, go to the next state
 86
 87
           ELSIF(rising_edge(clk_input)) THEN
 88
               current_state <= next_state;
 89
90
91
            END IF:
        END PROCESS;
 92
 93
 94
95
        -- TRANSITION LOGIC PROCESS
 97
 98
       -- Logic to determine if we should go from fully retracted to fully extended and back based on our desired current direction (DIRECTION_UP1_DOWNO)

Transition_Section: PROCESS (current_state, DIRECTION_UP1_DOWNO)
99
101
102
              CASE current state IS
103
                      WHEN State_retracted =>
                                                                          -- 0000
                             IF(DIRECTION_UP1_DOWNO = '1') THEN
104
105
                                 next_state <= State_1st_extend;
106
107
                                next_state <= State_retracted;
108
                             END IF;
109
110
                      WHEN State_1st_extend =>
                                                                          -- 1000
111
112
113
114
115
116
117
                             next_state <= State_2nd_extend;
                      WHEN State_2nd_extend =>
                                                                          -- 1100
                             next_state <= State_3rd_extend;
                      WHEN State_3rd_extend =>
                                                                          -- 1110
                             next_state <= State_extended;
119
                      WHEN State_extended =>
                                                                          -- 1111
120
121
122
123
                             IF(DIRECTION_UP1_DOWN0 = '0') THEN
                                next_state <= State_1st_retract;
                                 next_state <= State_extended;
124
                             END IF;
```

#### **RAC Movement Design PART 3/3**


```
125
126
127
128
                            WHEN State_1st_retract =>
                                                                                              -- 1110
                                    next_state <= State_2nd_retract;
129
130
131
                            WHEN State_2nd_retract =>
                                                                                             -- 1100
                                    next_state <= State_3rd_retract;
132
                            WHEN State_3rd_retract =>
                                                                                             -- 1000
 133
                                    next_state <= State_retracted:
134
               END CASE:
135
136
            END PROCESS:
            -- DECODER SECTION PROCESS (Moore Form)
137
138
         🚊 -- Assigns values to the state output from our current extender position, extender output for if we are no longer retracted, and fully extended if we are fully extended
140
         --- Does so for each of the 8 possible states
141
142
143
         □Decoder_Section: PROCESS (current_state)
          BEGIN
144
                  CASE current_state IS
145
                        WHEN State_retracted =>
                           state_output <= "0000";
extender_output <= '0';
fully_extended <= '0';
146
147
148
149
150
                        WHEN State_1st_extend =>
151
                            state_output <= "1000";
extender_output <= '1';
fully_extended <= '0';
 152
153
154
155
                        WHEN State_2nd_extend=>
                            state_output <= "1100";
extender_output <= '1';
fully_extended <= '0';
156
157
158
159
160
                        WHEN State_3rd_extend=>
                           state_output <= "1110";
extender_output <= '1';
fully_extended <= '0';
161
162
163
 164
 165
                        WHEN State_extended =>
                           state_output <= "1111";
extender_output <= '1';
fully_extended <= '1';
 166
167
168
169
170
171
172
                        WHEN State_1st_retract =>
                           state_output <= "1110";
extender_output <= '1';
fully_extended <= '0';
173
174
175
176
                        WHEN State_2nd_retract =>
                            state_output <= "1100";
extender_output <= '1';
fully_extended <= '0';
177
178
179
180
181
                       WHEN State_3rd_retract =>
    state_output <= "1000";
    extender_output <= '1';
    fully_extended <= '0';</pre>
182
183
184
              END CASE:
185
            END PROCESS;
186
187
            END ARCHITECTURE ext_circuit;
```

# **RAC Grappler Design**

```
Group 17: Yuhao Chen & Gurvijaypal Aujla
          library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
        □ENTITY RAC_grappler IS PORT
rst_n, grappler_toggle, fully_extended : IN std_logic; -- rst_n: -- fully_extended: -- grappler_open1_closed0 : OUT std_logic -- grappler_open1_closed0: -- grappler_open1_closed0:
                                                                                                                                                           Reset input Input from RAC grappler to determine if fully extended. If not fully extended, we can't open grappler, else we can, Push button to trigger the grappler when pressed AND released (only if extender is fully extended), Output state of if grappler is opened or closed
         END ENTITY;
        EARCHITECTURE grap_circuit OF RAC_grappler IS
            -- Provided Project Components Used
       E-- Add Other Components here
        E -- Create any signals to be used
         SIGNAL grappler_state : std_logic := '0'; -- stores the current state of the grappler; open: (1), closed: (0)
           -- Here the circuit begins
        BEGIN
       ⊟grap_proc: PROCESS (grappler_toggle, rst_n)
            -- If grappler_toggle is pressed AND released, and the RAC extender is fully extended we can open/close the grappler IF(falling_edge(grappler_toggle) AND (fully_extended = '1')) THEN grappler_state <= not grappler_state;
END IF:
       -- Reset the grappler state


IF(rst_n = '0') THEN
grappler_state <= '0';
END IF;
         -- Sets the grappler_open1_closed0 to the current state of the grappler grappler_open1_closed0 <= grappler_state;
        LEND grap_circuit;
```

# **RAC Extender State Diagram for State Machine**




When in state\_retracted, we continue to loop in to this state until the condition of DIRECTION\_UP1\_DOWN0 changes from 0 to 1. After this we change to state\_1st\_extended which has an output of (1000), this state has no loop and will directly take us to state has an output of (1100), and has no loop and will directly take us to state state\_3rd\_extend. This state has an output of (1110), and has no loop and will directly take us to state state\_extended where the extender is fully extended. Here we will continue to loop in to ourself until the condition DIRECTION\_UP1\_DOWN0 changes from 1 to 0 and will take us back to state\_retracted via the following states. We will first go to state\_1st\_retract which has a value of (1110) and no loop so this will directly take us to state\_3rd\_retract. Here we have a value of (1000) and no loop so this will directly take us to state\_retracted. And thus we are back to the beginning.


# **RAC Block Diagram for Top Level**




# **RAC Block Diagram for Movement Component**




# **RAC Block Diagram for Extender Component**




# **RAC Block Diagram for Grappler**



# **Functional Simulation of X/Y Transport Operations**




# **Link** if blurry **Functional Simulation of Extender Operations**




**Link** if blurry

# **Functional Simulation of Grappler Operations**



**Link** if blurry

# Functional Simulation of Registers Being Reset When rst\_n is Active



**Link** if blurry