

# **Lab 3 Report**

ECE 124

Group 17 Session 204

**Gurvijaypal Aujla**

**Yuhao Chen**

### 4-bit Comparator Truth Table

Comparison Inputs from 1-Bit Comparators												4-Bit Comparator Outputs		
A3<B3	A3=B3	A3>B3	A2<B2	A2=B2	A2>B2	A1<B1	A1=B1	A1>B1	A0<B0	A0=B0	A0>B0	A<B	A=B	A>B
0	0	1	X	X	X	X	X	X	X	X	X	0	0	1
1	0	0	X	X	X	X	X	X	X	X	X	1	0	0
0	1	0	0	0	1	X	X	X	X	X	X	0	0	1
0	1	0	1	0	0	X	X	X	X	X	X	1	0	0
0	1	0	0	1	0	0	0	1	X	X	X	0	0	1
0	1	0	0	1	0	1	0	0	X	X	X	1	0	0
0	1	0	0	1	0	0	1	0	0	0	1	0	0	1
0	1	0	0	1	0	0	1	0	1	0	0	1	0	0
0	1	0	0	1	0	0	1	0	0	1	0	0	1	0

## Top-level Design

```
1  -- Group 17: Yuhao Chen & Gurvijaypal Aujla
2  library ieee;
3  use ieee.std_logic_1164.all;
4
5
6  entity LogicalStep_Lab3_top is port (
7      clk_in      : in  std_logic;
8      pb          : in  std_logic_vector(3 downto 0);
9      sw          : in  std_logic_vector(7 downto 0);
10     leds         : out std_logic_vector(11 downto 0)
11 );
12
13 end LogicalStep_Lab3_top;
14
15 architecture design of LogicalStep_Lab3_top is
16
17     --
18     -- Provided Project Components Used
19     -----
20
21     component Tester port (
22         MC_TESTMODE      : in  std_logic;
23         I1EQI2,I1GTI2,I1LTI2 : in  std_logic;
24         input1            : in  std_logic_vector(3 downto 0);
25         input2            : in  std_logic_vector(3 downto 0);
26         TEST_PASS         : out std_logic
27     );
28     end component;
29
30     component HVAC port (
31         clk              : in  std_logic;
32         run_n            : in  std_logic;
33         increase, decrease : in  std_logic;
34         temp              : out std_logic_vector (3 downto 0)
35     );
36     end component;
37
38     -----
39     -- Add other components here
40     component Comp4 port (
41         comp4_a, comp4_b: in  std_logic_vector(3 downto 0);
42         comp4_lt, comp4_eq, comp4_gt : out std_logic
43     );
44     end component;
45
46     component EMAC port (
47         pb              : in  std_logic_vector(3 downto 0);
48     );
49     end component;
```

## Top-level Design Continued

```

46 component EMAC port (
47     pb          : in std_logic_vector(3 downto 0);
48     lt, eq, gt   : in std_logic;
49     leds         : out std_logic_vector(5 downto 0);
50     vacOn        : out std_logic;
51     increase, decrease, run_n : out std_logic
52 );
53 end component;
54
55 component Mux port (
56     hex_num1, hex_num0 : in std_logic_vector(3 downto 0);
57     mux_select          : in std_logic;
58     hex_out             : out std_logic_vector(3 downto 0)
59 );
60 end component;
61
62
63
64 -- Create any signals to be used
65 signal current_temp, mux_temp : std_logic_vector(3 downto 0);
66 signal increase, decrease, run_n, lt, eq, gt : std_logic;
67
68
69
70
71 -- Here the circuit begins
72
73 begin
74
75     -- 4-bit 2-1 mux for selecting desired_temp or vacation_temp
76
77     inst1: Mux port map (
78         sw(7 downto 4), sw(3 downto 0),
79         pb(3),
80         mux_temp
81     );
82
83     -- HVAC component controlling current_temp
84     inst2: HVAC port map (
85         clk_in,
86         run_n,
87         increase, decrease,
88         current_temp(3 downto 0)
89     );
90
91     -- 4-bit comparator. Compare the value of the current_temp and the output of the 4-bit 2-1 mux
92     inst3: compx4 port map (
93         mux_temp(3 downto 0), current_temp(3 downto 0),
94         lt, eq, gt
95     );
96
97     -- Tester component controlling MAG_test led
98     inst4: Tester port map (
99         pb(2),
100         eq, gt, lt,
101         sw(3 downto 0),
102         current_temp(3 downto 0),
103         leds(6)
104     );
105
106     -- Energy Monitor and Control (EMAC) logic component
107     inst5: EMAC port map (
108         pb(3 downto 0),
109         lt, eq, gt,
110         leds(5 downto 0),
111         leds(7),
112         increase, decrease, run_n
113     );
114
115     -- Assign the current_temp value to leds[11] to leds[8]
116     leds(11 downto 8) <= current_temp(3 downto 0);
117
118
119 end design;
120
121

```

## 4-bit 2 to 1 Multiplexer Design

```
1  -- Group 17: Yuhao Chen & Gurvijaypal Aujla
2  library ieee;
3  use ieee.std_logic_1164.all;
4
5  entity Mux is port (
6      hex_num1, hex_num0 : in std_logic_vector(3 downto 0);
7      mux_select         : in std_logic;
8      hex_out            : out std_logic_vector(3 downto 0)
9  );
10 end Mux;
11
12 architecture mux_logic of Mux is
13 |
14 |
15 | -- Provided Project Components Used
16 | -----
17 |
18 | -- Add Other Components here
19 | -----
20 |
21 | -- Create any signals to be used
22 | -----
23 |
24 | -- Here the circuit begins
25 |
26 |
27 begin
28
29     with mux_select select
30     hex_out <= hex_num0 when '0',
31                hex_num1 when '1';
32
33 end mux_logic;
34
```

## 1-bit Comparator Design

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity Comp1 is port (
5      comp1_a, comp1_b      : in std_logic;
6      comp1_lt, comp1_eq, comp1_gt : out std_logic
7  );
8  end Comp1;
9
10 architecture dataflow of Comp1 is
11
12     --
13     -- Provided Project Components Used
14     -----
15
16     -- Add Other Components here
17     -----
18
19     -- Create any signals to be used
20     -----
21
22
23     -- Here the circuit begins
24
25 begin
26     comp1_lt <= (not comp1_a) and comp1_b; -- A < B; 1-bit A < 1-bit B
27     comp1_eq <= not (comp1_a xor comp1_b); -- A == B; 1-bit A == 1-bit B
28     comp1_gt <= comp1_a and (not comp1_b); -- A > B; 1-bit A > 1-bit B
29
30 end dataflow;
```



## 4-bit Comparator Design


```
1  -- Group 17: Yuhao Chen & Gurvijaypal Aujla
2  library ieee;
3  use ieee.std_logic_1164.all;
4
5  entity Comp4 is port (
6      comp4_a, comp4_b      : in std_logic_vector(3 downto 0);
7      comp4_lt, comp4_eq, comp4_gt : out std_logic
8  );
9  end Comp4;
10
11 architecture dataflow of Comp4 is
12
13     -- Provided Project Components Used
14     -----
15
16     -- Add Other Components here
17     -----
18
19     component Comp1
20     port (
21         comp1_a, comp1_b      : in std_logic;
22         comp1_lt, comp1_eq, comp1_gt : out std_logic
23     );
24     end component;
25
26     -----
27
28     -- Create any signals to be used
29     signal res_gt, res_eq, res_lt : std_logic_vector(3 downto 0); -- res_gt, res_eq, res_lt: signal used to store the values of each bit comparison for each of the 4 1-bit comparators
30     -- each 1-bit comparator will store their outputs to each (A > B), (A == B), and (A < B) vector for later use
31     -----
32
33     -- Here the circuit begins
34
35     begin
36
37         -- 1-bit comparator for 1st bit of each 4-bit input
38         inst1: Comp1 port map (
39             comp4_a(3), comp4_b(3),
40             res_lt(3), res_eq(3), res_gt(3)
41         );
42
43         -- 1-bit comparator for 2nd bit of each 4-bit input
44         inst2: Comp1 port map (
45             comp4_a(2), comp4_b(2),
46             res_lt(2), res_eq(2), res_gt(2)
47         );
48
49         -- 1-bit comparator for 3rd bit of each 4-bit input
50         inst3: Comp1 port map (
51             comp4_a(1), comp4_b(1),
52             res_lt(1), res_eq(1), res_gt(1)
53         );
54
55         -- 1-bit comparator for 4th bit of each 4-bit input
56         inst4: Comp1 port map (
57             comp4_a(0), comp4_b(0),
58             res_lt(0), res_eq(0), res_gt(0)
59         );
60
61         comp4_lt <= res_lt(3) or (res_eq(3) and res_lt(2)) or (res_eq(3) and res_eq(2) and res_lt(1)) or (res_eq(3) and res_eq(2) and res_eq(1) and res_lt(0)); -- A < B; 4-bit A < 4-bit B
62         comp4_eq <= res_eq(3) and res_eq(2) and res_eq(1) and res_eq(0); -- A == B; 4-bit A == 4-bit B
63         comp4_gt <= res_gt(3) or (res_eq(3) and res_gt(2)) or (res_eq(3) and res_eq(2) and res_gt(1)) or (res_eq(3) and res_eq(2) and res_eq(1) and res_gt(0)); -- A > B; 4-bit A > 4-bit B
64
65     end dataflow;
```

## Energy Monitor and Control Logic Design


```
1  -- Group 17: Yuhao Chen & Gurvijaypal Aujla
2  library ieee;
3  use ieee.std_logic_1164.all;
4
5
6  entity EMAC is port (
7      pb          : in std_logic_vector(3 downto 0);
8      lt, eq, gt   : in std_logic;
9      leds         : out std_logic_vector(5 downto 0);
10     vacOn        : out std_logic;
11     increase, decrease, run_n : out std_logic
12 );
13 end EMAC;
14
15 architecture design of EMAC is
16
17     --
18     -- Provided Project Components Used
19     -----
20
21     -- Add other components here
22     -----
23
24     -- Create any signals to be used
25     -----
26
27
28     -- Here the circuit begins
29
30
31 begin
32
33     increase <= gt;
34     decrease <= lt;
35     run_n <= pb(2) or pb(1) or pb(0);
36     leds(2) <= lt;
37     leds(0) <= gt;
38     leds(1) <= eq;
39     leds(3) <= (not eq) and (not (pb(2) or pb(1) or pb(0)));
40     leds(5) <= pb(0);
41     leds(4) <= pb(1);
42     vacOn <= pb(3);
43
44     -- mux_temp > current_temp ==> increase
45     -- mux_temp < current_temp ==> decrease
46     -- run_n set to off (according to HVAC requirements) when MC_test_mode, door_open, or window_open are enabled
47     -- when mux_temp < current_temp, ac is on
48     -- when mux_temp > current_temp, furnace is on
49     -- when mux_temp == current_temp, are at right temp
50     -- when mux_temp /= current_temp, and mc_test_mode, window_open, or door_open are not on, blower is on
51     -- when door_open is on, door_open_led is on
52     -- when window_open is on, window_open_led is on
53     -- when vacation_mode is on, vacation_mode_led is on
54
55 end design;
```




## Functional Simulation 1 of the 4-bit Comparator (PART A): Input\_A = 1




## Functional Simulation 2 of the 4-bit Comparator (PART A): Input\_A = 2




### Functional Simulation 3 of the 4-bit Comparator (PART A): Input\_A = 5




## Functional Simulation 4 of the 4-bit Comparator (PART A): Input\_A = 8



# Functional Simulation 1 of the Energy Monitor (PART B): HVAC Control Waveform



# Functional Simulation 2 of the Energy Monitor (PART B): SENSOR Operations Waveform





## Functional Simulation 3 of the Energy Monitor (PART B): Tester Operations Waveform

