

# **Lab 2 Report**

ECE 124

Group 17 Session 204

**Gurvijaypal Aujla**

**Yuhao Chen**

## Top-level Design

```
1  -- Group 17: Yuhao Chen & Gurvijaypal Aujla
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5  library work;
6
7  entity LogicalStep_Lab2_top is port (
8      pb          : in  std_logic_vector(6 downto 0);    -- push buttons used for data input selection/operation control
9      sw          : in  std_logic_vector(15 downto 0);    -- The switch inputs used for data inputs
10     leds         : out std_logic_vector(5 downto 0)      -- leds for outputs
11 );
12
13 end LogicalStep_Lab2_top;
14
15 architecture Circuit of LogicalStep_Lab2_top is
16
17     -- Declare any Components to be Used ---
18     -----
19     -- component hex_mux
20     -- port (
21     --     hex_num3, hex_num2, hex_num1, hex_num0 : in std_logic_vector(3 downto 0);
22     --     mux_select                             : in std_logic_vector(1 downto 0);
23     --     hex_out                                : out std_logic_vector(3 downto 0)
24     -- );
25     --
26     -- end component;
27
28     -- component full_adder_4bit
29     -- port (
30     --     cin          : in std_logic;
31     --     hex_val_A, hex_val_B : in std_logic_vector(3 downto 0);
32     --     hex_sum       : out std_logic_vector(3 downto 0);
33     --     carry_out    : out std_logic
34     -- );
35     --
36     -- end component;
37
38     component logic_proc
39     port (
40         hex_num1, hex_num0 : in  std_logic_vector(3 downto 0);
41         mux_select         : in  std_logic_vector(1 downto 0);
42         hex_out            : out std_logic_vector(3 downto 0)
43     );
44
45 end component;
46
```

## Top-level Design Continued

```
43 | end component;
44 |
45 | ---
46 |
47 | -- Declare any signals here to be used within the design ---
48 |
49 | -- groups of logic signals with each group defined as std_logic_vector(MSB downto LSB)
50 | signal hex_A, hex_B, hex_C, hex_D      : std_logic_vector(3 downto 0);
51 | -- some mux_selector nets
52 | signal mux_sel                          : std_logic_vector(1 downto 0);
53 |
54 | ---
55 |
56 | begin
57 |
58 | -- assign (connect) one end of each input group (bus) to sepecific switch inputs
59 | hex_A <= sw(3 downto 0);
60 | hex_B <= sw(7 downto 4);
61 | --hex_C <= sw(11 downto 8);
62 | --hex_D <= sw(15 downto 12);
63 |
64 | -- the other ends of hex_A - hex_D will connect to other parts of the circuit in the design
65 |
66 |
67 | -- assign two of the pb inputs to drive a mux selection port
68 | mux_sel <= pb(1 downto 0);
69 |
70 | ---
71 | -- PLACE your compnent instances below with the interconnection required ---
72 | ---
73 |
74 | --inst1: hex_mux port map (
75 | --      hex_D, hex_C, hex_B, hex_A,
76 | --      mux_sel,
77 | --      leds(3 downto 0)
78 | -- );
79 |
80 | --inst2: full_adder_4bit port map (
81 | --      pb(0),
82 | --      hex_A, hex_B,
83 | --      leds(3 downto 0),
84 | --      leds(4)
85 | -- );
86 |
87 |
88 | inst3: logic_proc port map (
89 |     hex_B, hex_A,
90 |     mux_sel,
91 |     leds(3 downto 0)
92 | );
93 | end circuit;
94 |
```

## 4 to 1 Multiplexer Design

```
1  -- Group 17: Yuhao Chen & Gurvijaypal Aujla
2  library ieee;
3  use ieee.std_logic_1164.all;
4  library work;
5
6  entity hex_mux is
7  port (
8      hex_num3, hex_num2, hex_num1, hex_num0 : in std_logic_vector(3 downto 0); -- four 4-bit inputs
9      mux_select                               : in std_logic_vector(1 downto 0); -- 2-bit selector for hex_out
10     hex_out                                   : out std_logic_vector(3 downto 0) -- mux output
11 );
12
13 end hex_mux;
14
15 architecture mux_logic of hex_mux is
16
17
18
19 begin
20
21     -- complete the with/select construct with the VHDL coding from the Lab Manual for Lab2.
22     with mux_select(1 downto 0) select
23     hex_out <= hex_num0 when "00",
24                hex_num1 when "01",
25                hex_num2 when "10",
26                hex_num3 when "11";
27
28 end mux_logic;
```

## 1-bit Full Adder Design

```
1  -- Group 17: Yuhao Chen & Gurvijaypal Aujla
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  library work;
7
8  entity full_adder_1bit is
9  port (
10     cin, bit_val1, bit_val2    : in std_logic;
11     bit_sum                    : out std_logic;
12     carry_out_bit              : out std_logic;
13 );
14 end full_adder_1bit;
15
16 architecture circuit of full_adder_1bit is
17
18     -- Declare any components to be used ---
19     -----
20     -----
21
22     -- Declare any signals to be used within the design---
23     -----
24
25     signal half_adder_sum, half_adder_carry    : std_logic;
26
27     -----
28     -----
29
30     begin
31
32         half_adder_carry    <= bit_val1 AND bit_val2;
33
34         half_adder_sum      <= bit_val1 XOR bit_val2;
35
36         -- complete the Boolean equation for bit_sum
37         bit_sum             <= half_adder_sum XOR cin;
38
39         -- complete the Boolean equation for carry_out_bit
40         carry_out_bit       <= (half_adder_sum AND cin) OR half_adder_carry;
41
42
43     end;
44
```

## 4-bit Full Adder Design


```
1  -- Group 17: Yuhao Chen & Gurvijaypal Aujla
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  library work;
7
8  entity full_adder_4bit is
9  port (
10     cin          : in std_logic;           -- Carry in
11     hex_val_A, hex_val_B : in std_logic_vector(3 downto 0); -- two 4-bit input numbers
12     hex_sum       : out std_logic_vector(3 downto 0); -- sum of two 4-bit inputs
13     carry_out     : out std_logic          -- Full adder carry out
14 );
15 end full_adder_4bit;
16
17 architecture Circuit of full_adder_4bit is
18
19     -- Declare any Components to be Used ---
20     -----
21
22     component full_adder_1bit
23     port (
24         cin, bit_val1, bit_val2 : in std_logic;
25         bit_sum                 : out std_logic;
26         carry_out_bit           : out std_logic
27     );
28     end component;
29
30     -----
31
32     -- Declare any signals to be used within the design---
33     -----
34     -- group of 4 logic signals with the group type defined as std_logic_vector(MSB downto LSB)
35     signal cout : std_logic_vector(3 downto 0);
36
37     -----
38
39     -- add instances to complete the Full_Adder_4bit design
40     begin
41
42         adder0: full_adder_1bit port map (cin, hex_val_A(0), hex_val_B(0), hex_sum(0), cout(0));
43
44         adder1: full_adder_1bit port map (cout(0), hex_val_A(1), hex_val_B(1), hex_sum(1), cout(1));
45
46         -----
47         -- complete the instance connections for adder2 and adder3
48
49         adder2: full_adder_1bit port map (cout(1), hex_val_A(2), hex_val_B(2), hex_sum(2), cout(2));
50
51         adder3: full_adder_1bit port map (cout(2), hex_val_A(3), hex_val_B(3), hex_sum(3), cout(3));
52
53         carry_out <= cout(3);
54
55     end circuit;
56
```



## Logic Processor Design


```
1  -- Group 17: Yuhao Chen & Gurvijaypal Aujla
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  library work;
7
8  entity logic_proc is port (
9      hex_num1, hex_num0 : in std_logic_vector(3 downto 0); -- two 4-bit inputs
10     mux_select          : in std_logic_vector(1 downto 0); -- 2-bit selector for hex_out
11     hex_out             : out std_logic_vector(3 downto 0) -- mux output
12 );
13
14 end logic_proc;
15
16 architecture circuit of logic_proc is
17     -----
18
19 begin
20
21     with mux_select(1 downto 0) select
22     hex_out <= hex_num0 AND hex_num1 when "00", -- Logical AND of two 4-bit operands
23                hex_num0 OR hex_num1  when "01", -- Logical OR of two 4-bit operands
24                hex_num0 XOR hex_num1  when "10", -- Logical XOR of two 4-bit operands
25                hex_num0 XNOR hex_num1 when "11"; -- Logical XNOR of two 4-bit operands
26
27 end circuit;
```


## 4 4-bit to 1 4-bit Multiplexer (MUX) Waveform






## Full Adder Examples (High range, Mid range, Low Range)







# Logical Processor Waveform

