Lab 2 Report

ECE 124

Group 17 Session 204

Gurvijaypal Aujla Yuhao Chen

Top-level Design

```
-- Group 17: Yuhao Chen & Gurvijaypal Aujla
       library ieee;
       use ieee.std_logic_1164.all;
 4 5 6 7
       use ieee.numeric_std.all;
       library work;
     8
                                                                             -- push buttons used for data input selection/operation control
 9
                                                                            -- The switch inputs used for data inputs
10
                                                                             -- leds for outputs
11
12
13
14
       end LogicalStep_Lab2_top;
15
      □architecture Circuit of LogicalStep_Lab2_top is
16
17
18
      =-- Declare any Components to be Used ---
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
33
33
33
33
40
41
42
43
44
44
       -- component hex_mux
               port (
                  hex_num3, hex_num2, hex_num1, hex_num0 : in std_logic_vector(3 downto 0);
mux_select : in std_logic_vector(1 downto 0);
hex_out : out std_logic_vector(3 downto 0)
                   );
       -- end component;
      =-- component full_adder_4bit
               port (
                   cin : in std_logic;
hex_val_A, hex_val_B : in std_logic_vector(3 downto 0);
                   hex_sum
                                      : out std_logic_vector(3 downto 0);
                   carry_out
                                            : out std_logic
                   );
       -- end component;
      icomponent logic_proc
           port (
                                        : in std_logic_vector(3 downto 0);
: in std_logic_vector(1 downto 0);
: out std_logic_vector(3 downto 0)
               hex_num1, hex_num0
               mux select
               hex_out
               );
     end component;
```

Top-level Design Continued

```
end component;
         -- Declare any signals here to be used within the design ---
         --- groups of logic signals with each group defined as std_logic_vector(MSB downto LSB)
signal hex_A, hex_B, hex_C, hex_D : std_logic_vector(3 downto 0);
--- some_mux_selector nets
            signal mux_sel
                                                               : std_logic_vector(1 downto 0);
      -- assign (connect) one end of each input group (bus) to sepecific switch inputs 
hex_A <= sw(3 downto 0);
hex_B <= sw(7 downto 4);
\[ \int_{\text{--hex_C}} <= sw(11 downto 8);
\] --hex_D <= sw(15 downto 12);
         -- the other ends of hex_A - hex_D will connect to other parts of the circuit in the design
         -- assign two of the pb inputs to drive a mux selection port
        mux_sel <= pb(1 downto 0);</pre>
         -- PLACE your compnent instances below with the interconnection required ---
       =--inst1: hex_mux port map
                                            hex_D, hex_C, hex_B, hex_A,
                                             mux_sel,
                                             leds(3 downto 0)
       --inst2: full_adder_4bit port map (
                                                        pb(0),
hex_A, hex_B,
leds(3 downto 0),
                                                         leds(4)
86
87
88
89
90
91
92
93
94
      inst3: logic_proc port map (
                                                hex_B, hex_A,
                                                mux_sel,
                                                 leds(3 downto 0)
        end Circuit;
```

4 to 1 Multiplexer Design

```
-- Group 17: Yuhao Chen & Gurvijaypal Aujla
         library ieee;
use ieee.std_logic_1164.all;
library work;
 2
 3
 4 5
       □entity hex_mux is
 7 8
              port (
                       hex_num3, hex_num2, hex_num1, hex_num0 : in std_logic_vector(3 downto 0); -- four 4-bit inputs
mux_select : in std_logic_vector(1 downto 0); -- 2-bit selector for hex_out
hex_out : out std_logic_vector(3 downto 0) -- mux output
 9
10
11
                       );
12
13
           end hex_mux;
14
15
       ☐ architecture mux_logic of hex_mux is
16
17
18
       □ begin
19
20
21
           -- complete the with/select construct with the VHDL coding from the Lab Manual for Lab2.
           with mux_select(1 downto 0) select
hex_out <= hex_num0 when "00",
hex_num1 when "01",
hex_num2 when "10",
hex_num3 when "11";
22
23
24
25
26
27
28
29
           end mux_logic;
30
```

1-bit Full Adder Design

```
-- Group 17: Yuhao Chen & Gurvijaypal Aujla
      library ieee;
 2
      use ieee.std_logic_1164.all;
      use ieee.numeric_std.all;
     library work;
 8
     □entity full_adder_1bit is
 9
         port (
10
               cin, bit_val1, bit_val2 : in std_logic;
               bit_sum : out std_logic;
carry_out_bit : out std_logic
11
12
13
14
      end full_adder_1bit;
15
16
     □architecture Circuit of full_adder_1bit is
17
18
     B-- Declare any Components to be Used ---
19
20
21
22 23
     -- Declare any signals to be used within the design---
24
25
      signal half_adder_sum, half_adder_carry : std_logic;
26
27
28
29
30
31
     ⊟begin
32
      half_adder_carry <= bit_val1 AND bit_val2;
33
34
      half_adder_sum <= bit_val1 xoR bit_val2;
35
      -- complete the Boolean equation for bit_sum
36
37
                           <= half_adder_sum xOR cin;
      bit_sum
38
39
      -- complete the Boolean equation for carry_out_bit
40
      carry_out_bit <= (half_adder_sum AND cin) OR half_adder_carry;</pre>
41
42
     Lend;
44
```


4-bit Full Adder Design

```
-- Group 17: Yuhao Chen & Gurvijaypal Aujla
        library ieee;
       use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
       library work;
      entity full_adder_4bit is
           port (
                                  : in std_logic; -- Carry in
: in std_logic_vector(3 downto 0); -- two 4-bit input numbers
: out std_logic_vector(3 downto 0); -- sum of two 4-bit inputs
: out std_logic -- Full adder carry out
10
                   hex_val_A, hex_val_B
11
hex_sum
                   carry_out
       end full_adder_4bit;
      □architecture Circuit of full_adder_4bit is
      B-- Declare any Components to be Used ---
      in component full_adder_1bit
           port (
                  cin, bit_val1, bit_val2 : in std_logic;
bit_sum : out std_logic;
carry_out_bit : out std_logic
       end component;
      🖹 -- Declare any signals to be used within the design---
       --- group of 4 logic signals with the group type defined as std_logic_vector(MSB downto LSB) signal cout : std_logic_vector(3 downto 0);
         -- add instances to complete the Full_Adder_4bit design
        adder0: full_adder_1bit port map (cin, hex_val_A(0), hex_val_B(0),hex_sum(0), cout(0));
        adder1: full_adder_1bit port map (cout(0), hex_val_A(1), hex_val_B(1), hex_sum(1), cout(1));
        -- complete the instance connections for adder2 and adder3
        adder2: full_adder_1bit port map (cout(1), hex_val_A(2), hex_val_B(2), hex_sum(2), cout(2));
        adder3: full_adder_1bit port map (cout(2), hex_val_A(3), hex_val_B(3), hex_sum(3), cout(3));
        carry_out <= cout(3);
      Lend circuit;
```


Logic Processor Design


```
-- Group 17: Yuhao Chen & Gurvijaypal Aujla
  2
          library ieee;
          use ieee.std_logic_1164.all;
  3
          use ieee.numeric_std.all;
  5
  6
          library work;
 7
       ⊟entity logic_proc is port (
               hex_num1, hex_num0 : in std_logic_vector(3 downto 0); -- two 4-bit inputs
mux_select : in std_logic_vector(1 downto 0); -- 2-bit selector for hex_out
hex_out : out std_logic_vector(3 downto 0) -- mux output
 9
10
11
12
               );
13
14
          end logic_proc;
15
       □architecture Circuit of logic_proc is
16
17
18
19
20
       ⊟begin
21
22
            with mux_select(1 downto 0) select
            hex_out <= hex_num0 AND hex_num1 when "00", -- Logical AND of two 4-bit operands hex_num0 OR hex_num1 when "01", -- Logical OR of two 4-bit operands hex_num0 XOR hex_num1 when "10", -- Logical XOR of two 4-bit operands hex_num0 XNOR hex_num1 when "11"; -- Logical XNOR of two 4-bit operands
23
24
25
26
27
          end Circuit;
28
```


4 4-bit to 1 4-bit Multiplexer (MUX) Waveform



Full Adder Examples (High range, Mid range, Low Range)







Logical Processor Waveform

