Lab 2 Report

ECE 124

Group 17 Session 204

Gurvijaypal Aujla

Yuhao Chen

Top-level Design

```vhdl
-- Group 17: Yuhao Chen & Gurvijaypal Aujla
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;

entity LogicalStep_Lab2_top is port (
   pb             : in  std_logic_vector(6 downto 0);    -- push buttons used for data input selection/operation control
   sw             : in  std_logic_vector(15 downto 0);   -- The switch inputs used for data inputs
   leds           : out std_logic_vector(5 downto 0)     --  leds for outputs

);
end LogicalStep_Lab2_top;

architecture Circuit of LogicalStep_Lab2_top is

-- Declare any Components to be Used ---
-------------------------------------------------------------------
-- component hex_mux
--    port (
--       hex_num3, hex_num2, hex_num1, hex_num0 : in std_logic_vector(3 downto 0);
--       mux_select                             : in std_logic_vector(1 downto 0);
--       hex_out                                : out std_logic_vector(3 downto 0)
--       );
--
-- end component;

-- component full_adder_4bit
--    port (
--       cin                  : in std_logic;
--       hex_val_A, hex_val_B : in std_logic_vector(3 downto 0);
--       hex_sum              : out std_logic_vector(3 downto 0);
--       carry_out            : out std_logic
--       );
--
-- end component;

component logic_proc
   port (
      hex_num1, hex_num0   : in  std_logic_vector(3 downto 0);
      mux_select           : in  std_logic_vector(1 downto 0);
      hex_out              : out std_logic_vector(3 downto 0)
      );

end component;
--
```

Top-level Design Continued

```
43  
44  end component;
45  --
46  -------------------------------------------------------
47  -- Declare any signals here to be used within the design ---
48  -------------------------------------------------------
49  -- groups of logic signals with each group defined as std_logic_vector(MSB downto LSB)
50     signal hex_A, hex_B, hex_C, hex_D      : std_logic_vector(3 downto 0);
51  --- some mux_selector nets
52     signal mux_sel                         : std_logic_vector(1 downto 0);
53  ------------------------------------------------------------------
54  ------------------------------------------------------------------
55  
56  begin
57  
58  -- assign (connect) one end of each input group (bus) to sepecific switch inputs
59  hex_A <= sw(3 downto 0);
60  hex_B <= sw(7 downto 4);
61  --hex_C <= sw(11 downto 8);
62  --hex_D <= sw(15 downto 12);
63  
64  -- the other ends of hex_A - hex_D will connect to other parts of the circuit in the design
65  
66  
67  -- assign two of the pb inputs to drive a mux selection port
68  mux_sel <= pb(1 downto 0);
69  
70  ------------------------------------------------------------------------------
71  -- PLACE your compnent instances below with the interconnection required ---
72  ------------------------------------------------------------------------------
73  
74  --inst1: hex_mux port map (
75  --                         hex_D, hex_C, hex_B, hex_A,
76  --                         mux_sel,
77  --                         leds(3 downto 0)
78  --                       );
79  
80  --inst2: full_adder_4bit port map (
81  --                                  pb(0),
82  --                                  hex_A, hex_B,
83  --                                  leds(3 downto 0),
84  --                                  leds(4)
85  --                                );
86  
87  inst3: logic_proc port map (
88                                 hex_B, hex_A,
89                                 mux_sel,
90                                 leds(3 downto 0)
91                               );
92  end Circuit;
93  
94
```

t

4 to 1 Multiplexer Design

```vhdl
-- Group 17: Yuhao Chen & Gurvijaypal Aujla
library ieee;
use ieee.std_logic_1164.all;
library work;

entity hex_mux is
   port (
         hex_num3, hex_num2, hex_num1, hex_num0 : in std_logic_vector(3 downto 0); -- four 4-bit inputs
         mux_select                             : in std_logic_vector(1 downto 0); -- 2-bit selector for hex_out
         hex_out                                : out std_logic_vector(3 downto 0) -- mux output
         );

end hex_mux;

architecture mux_logic of hex_mux is



begin

-- complete the with/select construct with the VHDL coding from the Lab Manual for Lab2.
with mux_select(1 downto 0) select
hex_out <= hex_num0 when "00",
           hex_num1 when "01",
           hex_num2 when "10",
           hex_num3 when "11";

end mux_logic;

```

1-bit Full Adder Design

```vhdl
-- Group 17: Yuhao Chen & Gurvijaypal Aujla
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library work;

entity full_adder_1bit is
    port (
          cin, bit_val1, bit_val2    : in std_logic;
          bit_sum                    : out std_logic;
          carry_out_bit              : out std_logic
          );
end full_adder_1bit;

architecture Circuit of full_adder_1bit is

-- Declare any Components to be Used ---
-------------------------------------------------------------------
-------------------------------------------------------------------

-- Declare any signals to be used within the design---
-------------------------------------------------------------------

signal half_adder_sum, half_adder_carry   : std_logic;

-------------------------------------------------------------------
-------------------------------------------------------------------

begin

half_adder_carry     <= bit_val1 AND bit_val2;

half_adder_sum       <= bit_val1 XOR bit_val2;

-- complete the Boolean equation for bit_sum
bit_sum              <= half_adder_sum XOR cin;

-- complete the Boolean equation for carry_out_bit
carry_out_bit        <= (half_adder_sum AND cin) OR half_adder_carry;


end;

```

4-bit Full Adder Design

```vhdl
-- Group 17: Yuhao Chen & Gurvijaypal Aujla
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library work;

entity full_adder_4bit is
   port (
         cin                     : in std_logic;                     -- Carry in
         hex_val_A, hex_val_B    : in std_logic_vector(3 downto 0);  -- two 4-bit input numbers
         hex_sum                 : out std_logic_vector(3 downto 0); -- sum of two 4-bit inputs
         carry_out               : out std_logic                     -- Full adder carry out
         );
end full_adder_4bit;

architecture Circuit of full_adder_4bit is

-- Declare any Components to be Used ---
-----------------------------------------------------------------

component full_adder_1bit
   port (
         cin, bit_val1, bit_val2    : in std_logic;
         bit_sum                    : out std_logic;
         carry_out_bit              : out std_logic
         );
end component;


-----------------------------------------------------------------

-- Declare any signals to be used within the design---
-----------------------------------------------------------------
-- group of 4 logic signals with the group type defined as std_logic_vector(MSB downto LSB)
   signal cout : std_logic_vector(3 downto 0);

-----------------------------------------------------------------
-----------------------------------------------------------------
-- add instances to complete the Full_Adder_4bit design
begin

adder0: full_adder_1bit port map (cin, hex_val_A(0), hex_val_B(0),hex_sum(0), cout(0));

adder1: full_adder_1bit port map (cout(0), hex_val_A(1), hex_val_B(1), hex_sum(1), cout(1));


-- complete the instance connections for adder2 and adder3

adder2: full_adder_1bit port map (cout(1), hex_val_A(2), hex_val_B(2), hex_sum(2), cout(2));

adder3: full_adder_1bit port map (cout(2), hex_val_A(3), hex_val_B(3), hex_sum(3), cout(3));

carry_out <= cout(3);

end circuit;

```

Logic Processor Design

```
1   -- Group 17: Yuhao Chen & Gurvijaypal Aujla
2   library ieee;
3   use ieee.std_logic_1164.all;
4   use ieee.numeric_std.all;
5
6   library work;
7
8   entity logic_proc is port (
9      hex_num1, hex_num0   : in  std_logic_vector(3 downto 0); -- two 4-bit inputs
10     mux_select           : in  std_logic_vector(1 downto 0); -- 2-bit selector for hex_out
11     hex_out              : out std_logic_vector(3 downto 0)  -- mux output
12     );
13
14  end logic_proc;
15
16  architecture Circuit of logic_proc is
17
18  ---------------------------------------------------------------------
19
20  begin
21
22   with mux_select(1 downto 0) select
23   hex_out <= hex_num0 AND hex_num1   when "00",  -- Logical AND of two 4-bit operands
24              hex_num0 OR hex_num1    when "01",  -- Logical OR of two 4-bit operands
25              hex_num0 XOR hex_num1   when "10",  -- Logical XOR of two 4-bit operands
26              hex_num0 XNOR hex_num1  when "11";  -- Logical XNOR of two 4-bit operands
27
28  end Circuit;
```

4 4-bit to 1 4-bit Multiplexer (MUX) Waveform



Full Adder Examples (High range, Mid range, Low Range)




Simulation Waveform Editor - C:/Users/Justin/Documents/University/Waterloo 1B/ECE 124/Lab2/LogicalStep_Lab2 - LogicalStep_Lab2_top - [LogicalStep_Lab2_20200617212856.sim.vwf (Read-Only)]
File Edit View Simulation Help
Search altera.com
Master Time Bar: 0 ps
Pointer: 763.15 ns
Interval: 763.15 ns
Start:
End:
Name
Value at 0 ps
leds
B 010001
pb[0]
B 1
sw
B 00000000...
0 ps
80.0 ns
160.0 ns
240.0 ns
320.0 ns
400.0 ns
480.0 ns
560.0 ns
640.0 ns
720.0 ns
800.0 ns
880.0 ns
960.0 ns
0 ps
010001
0000000010110101
0%
00:00:00


Simulation Waveform Editor - C:/Users/Justin/Documents/University/Waterloo 1B/ECE 124/Lab2/LogicalStep_Lab2 - LogicalStep_Lab2_top - [LogicalStep_Lab2_20200617213045.sim.vwf (Read-Only)]
File Edit View Simulation Help
Search altera.com
Master Time Bar: 0 ps
Pointer: 769.74 ns
Interval: 769.74 ns
Start:
End:
Name
Value at 0 ps
leds
B 000010
pb[0]
B 0
sw
B 00000000...
0 ps
80.0 ns
160.0 ns
240.0 ns
320.0 ns
400.0 ns
480.0 ns
560.0 ns
640.0 ns
720.0 ns
800.0 ns
880.0 ns
960.0 ns
000010
0000000000010001
0%
00:00:00

Logical Processor Waveform