

## Kapitel 9: Rechenstrukturen

# Abschnitt 9.1

## Addiernetze

- ▶ Halbaddierer
- ▶ Volladdierer
- ▶ Ripple-Carry-Adder
- ▶ Carry-Bypass-Addiernetz
- ▶ Carry-Save-Addiernetz
- ▶ Wallace-Tree

# Recap: Schriftliche Addition

## Dezimal

$$\begin{array}{r} 183 \quad x \\ + 997 \quad y \\ \hline 1180 \quad R \end{array}$$

1 1 1 0 U


## Binär

$$\begin{array}{r} 0111 \quad x \\ + 1101 \quad y \\ \hline 10100 \quad R \end{array}$$

1 1 1 1 0 U

2 Bits addiert  
3 Bits addiert


# Halbaddierer



$x$	$y$	$\Sigma_{10}$	$U$	$R$
0	0	0	0	0
0	1	1	0	1
1	0	1	0	1
1	1	2	1	0

© G. Lakemeyer, W. Oberschelp, G. Vossen

# Volladdierer



x	y	$u'$	$\Sigma_{10}$	U	R
0	0	0	0	0	0
0	0	1	1	0	1
0	1	0	1	0	1
0	1	1	2	1	0
1	0	0	1	0	1
1	0	1	2	1	0
1	1	0	2	1	0
1	1	1	3	1	1

© G. Lakemeyer, W. Oberschelp, G. Vossen

$$U_1 = x \cdot y$$

$$U_2 = (x \oplus y) \cdot u'$$

$$U = x \cdot y + (x \oplus y) \cdot u'$$


$$R_1 = x \oplus y$$

$$R_2 = (x \oplus y) \oplus u'$$

$$R = (x \oplus y) \oplus u'$$


# Addiernetz für zwei 4-stellige Dualzahlen

asynchrones (Parallel-) Addiernetz, Ripple-Carry-Addierer:




© G. Lakemeyer, W. Oberschelp, G. Vossen

# n-stelliges Addiernetz



© G. Lakemeyer, W. Oberschelp, G. Vossen

# Carry-Bypass-Addiernetz



© G. Lakemeyer, W. Oberschelp, G. Vossen




# Carry-Bypass-Addiernetz

---




# Carry-Save-Addiernetz




© G. Lakemeyer, W. Oberschelp, G. Vossen

# Prinzip der Carry-Save-Addition



© G. Lakemeyer, W. Oberschelp, G. Vossen

# Wallace-Tree



© G. Lakemeyer, W. Oberschelp, G. Vossen

# Abschnitt 9.2


## Multiplikation

- ▶ Carry-Save-Multiplikation
- ▶ Schaltung zur Multiplikation

## 15

Einführung in die Technische Informatik | WS 22/23  
Prof. Dr.-Ing. Stefan Kowalewski | Robin Mroß, M.Sc. | Alexander Kruschewsky, M.Sc.

# Carry-Save-Multiplikation



© G. Lakemeyer, W. Oberschelp, G. Vossen



## Schulmethode:

Sei  $x$  der Multiplikand,  $y = (y_{n-1}, \dots, y_0)$  der Multiplikator, dann ist

$$x \cdot y = x \cdot y_0 + x \cdot y_1 \cdot 2 + x \cdot y_2 \cdot 2^2 + \dots + x \cdot y_{n-1} \cdot 2^{n-1}$$

$$= \sum_{i=0}^{n-1} x \cdot y_i \cdot 2^i$$

In der Praxis ist es sinnvoll, jeden Term der Form  $x \cdot y_i \cdot 2^i$  zu addieren, sobald er generiert wurde:

$$x \cdot y = \left( \dots \left( (x \cdot y_0 + x \cdot y_1 \cdot 2) + x \cdot y_2 \cdot 2^2 \right) + \dots \right) + x \cdot y_{n-1} \cdot 2^{n-1}$$

# Schaltung zur Multiplikation

t=0 00000000  
t=1 00001101  
t=2 00001101  
t=3 00001101  
t=4 01110101

Akkumulator

Addierer

X

Multiplikand

Rechts-  
shift

Y

Multiplikator

t=0 1001  
t=1 0100  
t=2 0010  
t=3 0001  
t=4 0000

Linksshift

t=0 00001101  
t=1 00011010  
t=2 00110100  
t=3 01101000  
t=4 11010000


© G. Lakemeyer, W. Oberschelp, G. Vossen

# Abschnitt 9.3

## Addierwerke


- ▶ Parallel-Addierwerk
- ▶ Serien-Addierwerk
- ▶ von Neumann-Addierwerk

# Addierwerk (Organisationsplan)




© G. Lakemeyer, W. Oberschelp, G. Vossen

# 4-Bit-Parallel-Addierwerk (Ripple-Carry-Addierer mit D-Flipflops)



© G. Lakemeyer, W. Oberschelp, G. Vossen


## 4-Bit-Parallel-Addierwerk (Ripple-Carry-Addierer mit D-Flipflops)

$$\begin{array}{r} 0101 \\ + 0011 \\ \hline \end{array}$$


© G. Lakemeyer, W. Oberschelp, G. Vossen

# 4-Bit-Parallel-Addierwerk (Ripple-Carry-Addierer mit D-Flipflops)


0101  
+ 0011



© G. Lakemeyer, W. Oberschelp, G. Vossen

# 4-Bit-Parallel-Addierwerk (Ripple-Carry-Addierer mit D-Flipflops)


0101  
+ 0011



© G. Lakemeyer, W. Oberschelp, G. Vossen




## 4-Bit-Parallel-Addierwerk (Ripple-Carry-Addierer mit D-Flipflops)

$$\begin{array}{r} 0101 \\ + 0011 \\ \hline \end{array}$$



# 4-Bit-Parallel-Addierwerk (Ripple-Carry-Addierer mit D-Flipflops)

0101  
+ 0011




© G. Lakemeyer, W. Oberschelp, G. Vossen

## 4-Bit-Parallel-Addierwerk (Ripple-Carry-Addierer mit D-Flipflops)


$$\begin{array}{r} 0101 \\ + 0011 \\ \hline \end{array}$$


# 4-Bit-Parallel-Addierwerk (Ripple-Carry-Addierer mit D-Flipflops)




© G. Lakemeyer, W. Oberschelp, G. Vossen

# 4-Bit-Serien-Addierwerk




© G. Lakemeyer, W. Oberschelp, G. Vossen

## 4-Bit-Serien-Addierwerk: Beispiel

$$\begin{array}{r} \underline{0101} \\ + \underline{0011} \\ \hline \end{array}$$


# 4-Bit-Serien-Addierwerk: Beispiel


$$\begin{array}{r} \underline{0101} \\ + \underline{0011} \\ \hline \end{array}$$



© G. Lakemeyer, W. Oberschelp, G. Vossen

## 4-Bit-Serien-Addierwerk: Beispiel


$$\begin{array}{r} 0101 \\ + 0011 \\ \hline 0010 \\ + 0001 \\ + 1 \\ \hline \end{array}$$





# 4-Bit-Serien-Addierwerk: Beispiel


$$\begin{array}{r} 0101 \\ + 0011 \\ \hline 0010 \\ + 0001 \\ + \quad 1 \\ \hline \end{array}$$



© G. Lakemeyer, W. Oberschelp, G. Vossen

# 4-Bit-Serien-Addierwerk: Beispiel


$$\begin{array}{r}
 0101 \\
 + 0011 \\
 \hline
 0010 \\
 + 0001 \\
 + \quad 1 \\
 \hline
 0001 \\
 + 0000 \\
 + \quad 1 \\
 \hline
 \end{array}$$



© G. Lakemeyer, W. Oberschelp, G. Vossen


# 4-Bit-Serien-Addierwerk: Beispiel

```
  0101
+ 0011
-----
  0010
+ 0001
+    1
-----
 0001
+ 0000
+    1
-----
```




© G. Lakemeyer, W. Oberschelp, G. Vossen

## 4-Bit-Serien-Addierwerk: Beispiel

$$\begin{array}{r}
 0101 \\
 + 0011 \\
 \hline
 0010 \\
 + 0001 \\
 + 1 \\
 \hline
 0001 \\
 + 0000 \\
 + 1 \\
 \hline
 000\underline{0} \\
 + 000\underline{0} \\
 + 1
 \end{array}$$



## 4-Bit-Serien-Addierwerk: Beispiel

$$\begin{array}{r}
 0101 \\
 + 0011 \\
 \hline
 0010 \\
 + 0001 \\
 + 1 \\
 \hline
 0001 \\
 + 0000 \\
 + 1 \\
 \hline
 000\underline{0} \\
 + 000\underline{0} \\
 + 1
 \end{array}$$


# 4-Bit-Serien-Addierwerk: Beispiel

```

    0101
  + 0011
  -----
    0010
  + 0001
  +     1
  -----
    0001
  + 0000
  +     1
  -----
    0000
  + 0000
  +     1
  -----
    1000
  
```




© G. Lakemeyer, W. Oberschelp, G. Vossen

# 4-Bit-Serien-Addierwerk: Beispiel


```

    0101
  + 0011
  -----
    0010
  + 0001
  +    1
  -----
    0001
  + 0000
  +    1
  -----
    0000
  + 0000
  +    1
  -----
    1000
  
```



© G. Lakemeyer, W. Oberschelp, G. Vossen

# 4-Bit-von Neumann-Addierwerk




© G. Lakemeyer, W. Oberschelp, G. Vossen



## 4-Bit-von Neumann-Addierwerk: Beispiel


$$\begin{array}{r} 1011 \\ + 1101 \\ \hline \end{array}$$



© G. Lakemeyer, W. Oberschelp, G. Vossen

## 4-Bit-von Neumann-Addierwerk: Beispiel


$$\begin{array}{r} 1011 \\ + 1101 \\ \hline \end{array}$$



© G. Lakemeyer, W. Oberschelp, G. Vossen

# 4-Bit-von Neumann-Addierwerk: Beispiel


$$\begin{array}{r} 1011 \\ + 1101 \\ \hline 1\ 0110 \\ + 0010 \\ \hline \end{array}$$



© G. Lakemeyer, W. Oberschelp, G. Vossen


## 4-Bit-von Neumann-Addierwerk: Beispiel

$$\begin{array}{r} 1011 \\ + 1101 \\ \hline 1\ 0110 \\ + 0010 \\ \hline \end{array}$$



© G. Lakemeyer, W. Oberschelp, G. Vossen


## 4-Bit-von Neumann-Addierwerk: Beispiel

$$\begin{array}{r} 1011 \\ + 1101 \\ \hline 1\ 0110 \\ + 0010 \\ \hline 1\ 0100 \\ + 0100 \\ \hline \end{array}$$


© G. Lakemeyer, W. Oberschelp, G. Vossen

# 4-Bit-von Neumann-Addierwerk: Beispiel


```
  1011
+ 1101
-----
1 0110
+ 0010
-----
1 0100
+ 0100
-----
```



© G. Lakemeyer, W. Oberschelp, G. Vossen

# 4-Bit-von Neumann-Addierwerk: Beispiel


1011
+ 1101
-----
1 0110
+ 0010
-----
1 0100
+ 0100
-----
1 0000
+ 1000
-----



© G. Lakemeyer, W. Oberschelp, G. Vossen

# 4-Bit-von Neumann-Addierwerk: Beispiel

1011
+ 1101
-----
1 0110
+ 0010
-----
1 0100
+ 0100
-----
1 0000
+ 1000
-----




© G. Lakemeyer, W. Oberschelp, G. Vossen



# 4-Bit-von Neumann-Addierwerk: Beispiel


1011
+ 1101
1 0110
+ 0010
1 0100
+ 0100
1 0000
+ 1000
1 1000
+ 0000



© G. Lakemeyer, W. Oberschelp, G. Vossen

# 4-Bit-von Neumann-Addierwerk: Beispiel

	1011
+	1101
<hr/>	
1	0110
+	0010
<hr/>	
1	0100
+	0100
<hr/>	
1	0000
+	1000
<hr/>	
1	1000
+	0000
<hr/>	
1	1000



© G. Lakemeyer, W. Oberschelp, G. Vossen

# Arbeitsweise (Beispiel)

Aufgaben: 13+11, 10+12, 15+15, 9+10, 0+0

Zeile	U	Akku-Inhalt dual (U)A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	Akku-Inhalt dezimal	Puffer-Inhalt dual P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	Puffer-Inhalt dezimal	S
1	0	(0)0000	0	0000	0	0
2	0	(0)1011	11	1101	13	1
3	1	(1)0110	22	0010	2	1
4	1	(1)0100	20	0100	4	1
5	1	(1)0000	16	1000	8	1
6	1	(1)1000	24	0000	0	0
7	0	(0)1100	12	1010	10	1
8	1	(1)0110	22	0000	0	0
9	0	(0)1111	15	1111	15	1
10	1	(1)0000	16	1110	14	1
11	1	(1)1110	30	0000	0	0
12	0	(0)1010	10	1001	9	1
13	1	(1)0011	19	0000	0	0

© G. Lakemeyer, W. Oberschelp, G. Vossen