# CSE 31 Computer Organization

**Lecture 25 - CPU Control** 


### **Announcement**

- Lab #10
  - Due this week
- Project #2 demo during lab this week
- HW #8 in zyBooks (Through CatCourses)
  - Due Saturday (5/11) at 11:59pm
- Course evaluation online by 5/9


### **Announcement**

- zyBooks assignment Re-dos
  - Re-submit at most 5 reading assignments or HW (zyBooks only)
  - Email to me (not your TAs)
    - Include your name, assignment numbers
    - (Monday) 5/13 at 11:59pm, no extension
  - Fill out online evaluation by 5/9, Thursday (70% of class)
- Final Exam
  - 5/11 (Saturday), 11:30 2:30pm
  - Cover all
  - Practice exam in CatCourses
  - Closed book
  - 2 sheet of note (8.5" x 11")
  - MIPS reference sheet will be provided
  - Review: 5/10 (Friday) 2-4pm, COB2 140


## **Single Cycle Datapath**




## The Single Cycle Datapath during Jump




New PC = { PC[31..28], target address, 00 }




## The Single Cycle Datapath during Jump



New PC = { PC[31..28], target address, 00 }




## Instruction Fetch Unit at the End of Jump




## Instruction Fetch Unit at the End of Jump



New PC = { PC[31..28], target address, 00 }



# **Control Logic**



# **Control Signals (1/2)**

```
Register Transfer
inst
add
          R[rd] \leftarrow R[rs] + R[rt];
                                                         PC \leftarrow PC + 4
          ALUsrc = RegB, ALUctr = "ADD", RegDst = rd, RegWr, nPC sel = "+4"
                                                         PC \leftarrow PC + 4
sub
          R[rd] \leftarrow R[rs] - R[rt];
          ALUsrc = RegB, ALUctr = "SUB", RegDst = rd, RegWr, nPC sel = "+4"
                                               PC \leftarrow PC + 4
          R[rt] \leftarrow R[rs] + zero_ext(Imm16);
ori
          ALUsrc = Im, Extop = "Z", ALUctr = "OR", RegDst = rt, RegWr, nPC sel = "+4"
1w
          R[rt] \leftarrow MEM[R[rs] + sign ext(Imm16)]; PC \leftarrow PC + 4
          ALUsrc = Im, Extop = "sn", ALUctr = "ADD", MemtoReg, RegDst = rt, RegWr,
          nPC sel = "+4"
          MEM[R[rs] + sign ext(Imm16)] \leftarrow R[rs]; PC \leftarrow PC + 4
SW
          ALUsrc = Im, Extop = "sn", ALUctr = "ADD", MemWr, nPC sel = "+4"
          if (R[rs] == R[rt]) then PC \leftarrow PC + sign ext(Imm16)] \parallel 00 else PC \leftarrow PC + 4
beq
          nPC sel = "br", ALUctr = "SUB"
```


# **Control Signals (2/2)**

				•	_	-	,					
See	_	<del>1 →</del> func	10 0000	10 0010	We Don't Care :-)							
Appendi	xΑ	<b>—</b> ор	00 0000	00 0000	00 1	101	10 001 <sup>2</sup>	1 10 1011	00 010	0000	0 0010	
	RegDst ALUSrc MemtoReg		add	sub	ori		lw	SW	beq	j	ump	
			1	1	0		0	Х	Х		Χ	
			0	0	1		1	1	0		Χ	
			0	0	0		1	Х	Х		Χ	
	RegWrite		1	1	1		1	0	0		0	
	MemWrite		0	0	0		0	1	0		0	
	nPCsel		0	0	0		0	0	1		?	
	Jump ExtOp		0	0	0		0	0	0	$\prod$	1	
			Х	Х	0		1	1	Х	$\Lambda$	Χ	
	ALUctr<2:0>		Add	Subtract	Or	i	Add	Add	Subtra	ct	Х	
3		1 26	2′	1	16		11	6			0	
R-typ	е	ор	rs	rt		rd		shamt	funct		add	l, sub
I-type		ор	rs	rt		ir		nmediate			ori, lw, sw, beq	
J-typ	е	ор	target address								jum	p


# **Boolean Expressions for Controller**

```
add = rtype • func_5 • \sim func_4 • \sim func_3 • \sim func_2 • \sim func_1 • \sim func_0 sub = rtype • func_5 • \sim func_4 • \sim func_3 • \sim func_2 • func_1 • \sim func_0
```


# **Controller Implementation**




# Add




## Sub



# RegDst



## Quiz



- 1) MemToReg='x' & ALUctr='sub'. SUB or BEQ?
- 2) ALUctr='add'. Which 1 signal is different for all 3 of: ADD, LW, & SW? RegDst or ExtOp?

12


a) SR

b) SE

c) BR

d) BE

## Quiz



- MemToReg='x' & ALUctr='sub'. <u>SUB</u> or <u>BEQ</u>?
- 2) ALUctr='add'. Which 1 signal is different for all 3 of: ADD, LW, & SW? RegDst or ExtOp?

12

a) SR

b) SE

c) BR

d) BE

## **Summary: Single-cycle Processor**

- 5 steps to design a processor
  - 1. Analyze instruction set → datapath <u>requirements</u>
  - 2. Select set of datapath components & establish clock methodology
  - 3. Assemble datapath meeting the requirements
  - 4. Analyze implementation of each instruction to determine setting of control points that effects the register

transfer.

- 5. Assemble the control logic
  - Formulate Logic Equations
  - Design Circuits

