

CSE 31

Computer Organization

Lecture 25 – CPU Control




Announcement

- ▶ Lab #10
 - Due this week
- ▶ Project #2 demo during lab this week
- ▶ HW #8 in zyBooks (Through CatCourses)
 - Due Saturday (5/11) at 11:59pm
- ▶ Course evaluation online by 5/9


Announcement

- ▶ zyBooks assignment Re-dos
 - Re-submit at most 5 reading assignments **or** HW (**zyBooks only**)
 - Email to me (not your TAs)
 - Include your name, assignment numbers
 - (Monday) 5/13 at 11:59pm, no extension
 - Fill out online evaluation by 5/9, Thursday (70% of class)
- ▶ Final Exam
 - 5/11 (Saturday), 11:30 – 2:30pm
 - Cover all
 - Practice exam in CatCourses
 - Closed book
 - 2 sheet of note (8.5" x 11")
 - MIPS reference sheet will be provided
 - Review: 5/10 (Friday) 2-4pm, COB2 140


Single Cycle Datapath




The Single Cycle Datapath during Jump




- New PC = { PC[31..28], target address, 00 }




The Single Cycle Datapath during Jump




- New PC = { PC[31..28], target address, 00 }



Instruction Fetch Unit at the End of Jump




- **New PC = { PC[31..28], target address, 00 }**




How do we modify this to account for jumps?


Instruction Fetch Unit at the End of Jump



- **New PC = { PC[31..28], target address, 00 }**



Control Logic



Control Signals (1/2)

inst Register Transfer

- add** $R[rd] \leftarrow R[rs] + R[rt];$ $PC \leftarrow PC + 4$
 $ALUsrc = \text{RegB}, ALUctr = \text{"ADD"}, \text{RegDst} = rd, \text{RegWr}, nPC_sel = \text{"+4"}$
- sub** $R[rd] \leftarrow R[rs] - R[rt];$ $PC \leftarrow PC + 4$
 $ALUsrc = \text{RegB}, ALUctr = \text{"SUB"}, \text{RegDst} = rd, \text{RegWr}, nPC_sel = \text{"+4"}$
- ori** $R[rt] \leftarrow R[rs] + \text{zero_ext}(\text{Imm16});$ $PC \leftarrow PC + 4$
 $ALUsrc = \text{Im}, \text{Extop} = \text{"Z"}, ALUctr = \text{"OR"}, \text{RegDst} = rt, \text{RegWr}, nPC_sel = \text{"+4"}$
- lw** $R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})];$ $PC \leftarrow PC + 4$
 $ALUsrc = \text{Im}, \text{Extop} = \text{"sn"}, ALUctr = \text{"ADD"}, \text{MemtoReg}, \text{RegDst} = rt, \text{RegWr}, nPC_sel = \text{"+4"}$
- sw** $\text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})] \leftarrow R[rs];$ $PC \leftarrow PC + 4$
 $ALUsrc = \text{Im}, \text{Extop} = \text{"sn"}, ALUctr = \text{"ADD"}, \text{MemWr}, nPC_sel = \text{"+4"}$
- beq** if ($R[rs] == R[rt]$) then $PC \leftarrow PC + \text{sign_ext}(\text{Imm16}) \parallel 00$ else $PC \leftarrow PC + 4$
 $nPC_sel = \text{"br"}, ALUctr = \text{"SUB"}$

Control Signals (2/2)

See Appendix A
 → func
 → op

	10 0000	10 0010	We Don't Care :-)				
	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	x	x	x
ALUSrc	0	0	1	1	1	0	x
MemtoReg	0	0	0	1	x	x	x
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
nPCsel	0	0	0	0	0	1	?
Jump	0	0	0	0	0	0	1
ExtOp	x	x	0	1	1	x	x
ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	x

	31	26	21	16	11	6	0	
R-type	op		rs	rt	rd	shamt	funct	add, sub
I-type	op		rs	rt	immediate			ori, lw, sw, beq
J-type	op		target address					jump

Boolean Expressions for Controller

RegDst = add + sub

ALUSrc = ori + lw + sw

MemtoReg = lw

RegWrite = add + sub + ori + lw

MemWrite = sw

nPCsel = beq

Jump = jump

ExtOp = lw + sw

ALUctr[0] = sub + beq (assume ALUctr is 00 ADD, 01: SUB, 10: OR)

ALUctr[1] = or

where,

 rtype = $\sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot \sim op_2 \cdot \sim op_1 \cdot \sim op_0$,

ori = $\sim op_5 \cdot \sim op_4 \cdot op_3 \cdot op_2 \cdot \sim op_1 \cdot op_0$


lw = $op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot \sim op_2 \cdot op_1 \cdot op_0$

sw = $op_5 \cdot \sim op_4 \cdot op_3 \cdot \sim op_2 \cdot op_1 \cdot op_0$

beq = $\sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot op_2 \cdot \sim op_1 \cdot \sim op_0$


jump = $\sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot \sim op_2 \cdot op_1 \cdot \sim op_0$

How do we
implement this in
gates?


 add = $rtype \cdot func_5 \cdot \sim func_4 \cdot \sim func_3 \cdot \sim func_2 \cdot \sim func_1 \cdot \sim func_0$

sub = $rtype \cdot func_5 \cdot \sim func_4 \cdot \sim func_3 \cdot \sim func_2 \cdot func_1 \cdot \sim func_0$


Controller Implementation




Add




Sub



RegDst




Quiz



- 1) MemToReg='x' & ALUctr='sub'.
SUB or BEQ?
- 2) ALUctr='add'. Which 1 signal is different for all 3 of:
ADD, LW, & SW? RegDst or ExtOp?

- | | |
|----|----|
| | 12 |
| a) | SR |
| b) | SE |
| c) | BR |
| d) | BE |

Quiz



- 1) MemToReg='x' & ALUctr='sub'.
SUB or BEQ?
- 2) ALUctr='add'. Which 1 signal is different for all 3 of:
ADD, LW, & SW? RegDst or ExtOp?

	12
a)	SR
b)	SE
c)	BR
d)	BE

Summary: Single-cycle Processor

- 5 steps to design a processor
 - 1. Analyze instruction set → datapath requirements
 - 2. Select set of datapath components & establish clock methodology
 - 3. Assemble datapath meeting the requirements
 - 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 - 5. Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits

