CSE 140 Computer Architecture

Lecture 3 – Single Cycle CPU


Announcement

- Lab #1 starts next week (9/9)
 - Due in one week
- Reading assignment #2
 - Chapter 2.5, 4.5 4.8
 - Do all Participation Activities in each section
 - Access through CatCourses
 - Due Thursday (9/12) at 11:59pm
 - Review CSE 31 materials (available at CatCourses)
 - Assembly language and machine code: Ch. 2.1-2.8, 2.9-2.10, 2.13
 - Quick review:
 - https://classroom.udacity.com/courses/ud219

Review


- CPU design involves Datapath, Control
 - Datapath in MIPS involves 5 CPU stages
 - 1. Instruction Fetch
 - 2. Instruction Decode & Register Read
 - 3. ALU (Execute)
 - 4. Memory
 - 5. Register Write

Generic Steps of Datapath




How do we handle the different register usage between r-type and i-type instructions?

A zoomed in version of RegFile and ALU




Load Memory

- R[rt] = Mem[R[rs] + SignExt[imm16]]
- ▶ Example: lw rt, rs, imm16




Load Memory

R[rt] = Mem[R[rs] + SignExt[imm16]]




Store Memory

Mem[R[rs] + SignExt[imm16]] = R[rt]



Datapath for Branch Operations


rs, rt, imm16 beq




Already have mux, adder, need equal compare (sub?) to update for PC

Ш

Single Cycle Datapath




Abstract View of the Implementation




A Single Cycle Datapath

We have everything except <u>control</u> <u>signals</u>



Meaning of the Control Signals

▶ nPC_sel: "+4": $0 \Rightarrow PC \leftarrow PC + 4$ "br": $1 \Rightarrow PC \leftarrow PC + 4 + \{SignExt(Im16), 00\}$ "n"=next



Meaning of the Control Signals

ExtOp: "zero", "sign"

▶ ALUsrc: $0 \Rightarrow \text{regB}$;

 $1 \Rightarrow immed$


ALUctr: "ADD", "SUB", "OR"

MemWr: 1 ⇒ write memory


MemtoReg: 0 ⇒ ALU; 1 ⇒ Mem

RegDst: $0 \Rightarrow$ "rt"; $1 \Rightarrow$ "rd"

RegWr: 1 ⇒ write register



The Add Instruction




add rd, rs, rt


- MEM[PC] Fetch the instruction from memory
- R[rd] = R[rs] + R[rt] The actual operation
- PC = PC + 4 Calculate the next instruction's address

Instruction Fetch Unit start of Add

Fetch the instruction from Instruction memory:




The Single Cycle Datapath during Add




Instruction Fetch Unit end of Add


- PC = PC + 4
 - This is the same for all instructions except: Branch and Jump




Single Cycle Datapath for Ori




Single Cycle Datapath for Ori




R[rt] = R[rs] OR ZeroExt[Imm16]




Single Cycle Datapath for LW




R[rt] = Data Memory {R[rs] + SignExt[imm16]}




Single Cycle Datapath for LW




R[rt] = Data Memory {R[rs] + SignExt[imm16]}




Single Cycle Datapath for SW




Data Memory {R[rs] + SignExt[imm16]} = R[rt]




Single Cycle Datapath for SW




Data Memory {R[rs] + SignExt[imm16]} = R[rt]




Single Cycle Datapath for Branch




if (R[rs] - R[rt] == 0) then Zero = 1; else Zero = 0




Single Cycle Datapath for Branch




if (R[rs] - R[rt] == 0) then Zero = 1; else Zero = 0



Instruction Fetch Unit end of Branch



if (Zero == 1) then PC = PC + 4 + SignExt[imm16]*4; else PC = PC + 4



→ Instruction<31:0>

- What is encoding of nPC_sel?
 - Direct MUX select?
 - Branch inst. / not branch
- Let's pick 2nd option

 nPC_sel
 zero?
 MUX

 0
 x
 0


 1
 0
 0

 1
 1
 1

Q: What logic gate?



Control Logic



Control Signals (1/2)

```
Register Transfer
inst
add
                                                        PC \leftarrow PC + 4
          R[rd] \leftarrow R[rs] + R[rt];
          ALUsrc = RegB, ALUctr = "ADD", RegDst = rd, RegWr, nPC sel = "+4"
                                                        PC \leftarrow PC + 4
sub
          R[rd] \leftarrow R[rs] - R[rt];
          ALUsrc = RegB, ALUctr = "SUB", RegDst = rd, RegWr, nPC sel = "+4"
                                               PC \leftarrow PC + 4
          R[rt] \leftarrow R[rs] + zero_ext(Imm16);
ori
          ALUsrc = Im, Extop = "Z", ALUctr = "OR", RegDst = rt, RegWr, nPC sel = "+4"
1w
          R[rt] \leftarrow MEM[R[rs] + sign ext(Imm16)]; PC \leftarrow PC + 4
          ALUsrc = Im, Extop = "sn", ALUctr = "ADD", MemtoReg, RegDst = rt, RegWr,
          nPC sel = "+4"
          MEM[R[rs] + sign ext(Imm16)] \leftarrow R[rs]; PC \leftarrow PC + 4
SW
          ALUsrc = Im, Extop = "sn", ALUctr = "ADD", MemWr, nPC sel = "+4"
          if (R[rs] == R[rt]) then PC \leftarrow PC + sign ext(Imm16)] \parallel 00 else PC \leftarrow PC + 4
beq
          nPC sel = "br", ALUctr = "SUB"
```


Control Signals (2/2)

See		10 0000	10 0010	We Don't Care :-)					
Appendix A L		00 0000	00 0000	00 110	1 10 001	1 10 1011	00 0100	00 0010	
ſ		add	suh	∩ri	l\n/	SW	bea	jump	1
	RegDst	1	1	0	0	Х	Х	X	
	ALUSrc	0	0	1	1	1	0	Х]
	MemtoReg	0	0	0	1	Х	Х	Х]
	RegWrite	1	1	1	1	0	0	0]
	MemWrite	0	0	0	0	1	0	0]
	nPCsel	0	0	0	0	0	1	?	
	Jump	0	0	0	0	0	0	1]
	ExtOp	Х	Х	0	1	1	Х	Х	
	ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	Х	
_	31 26	2′	1	16	11	6		0	•
R-type	е ор	rs	rt		rd	shamt	func	t add	d, sub
I-type	е ор	rs	rt		immediate			ori,	lw, sw, beq
J-type op		target address						jum	p


Boolean Expressions for Controller

```
RegDst = add + sub
ALUSrc = ori + lw + sw
MemtoReg = lw
RegWrite = add + sub + ori + lw
MemWrite = sw
nPCsel = beq
Jump = jump
ExtOp = lw + sw
ALUctr[0] = sub + beq (assume ALUctr is 00 ADD, 01: SUB, 10: OR)
ALUctr[1] = or
where,
rtype = \sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot \sim op_2 \cdot \sim op_1 \cdot \sim op_0,
                                                                                    How do we
ori = \sim op_5 \cdot \sim op_4 \cdot op_3 \cdot op_2 \cdot \sim op_1 \cdot op_0
                                                                              implement this in
        = op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot \sim op_2 \cdot op_1 \cdot op_0
lw
                                                                                        gates?
sw = op_5 \cdot \sim op_4 \cdot op_3 \cdot \sim op_2 \cdot op_1 \cdot op_0
         = \sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot op_2 \cdot \sim op_1 \cdot \sim op_0
jump = \sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot \sim op_2 \cdot op_4 \cdot \sim op_0
add = rtype • func<sub>5</sub> • \simfunc<sub>4</sub> • \simfunc<sub>5</sub> • \simfunc<sub>6</sub> • \simfunc<sub>7</sub> • \simfunc<sub>7</sub>
sub = rtype • func<sub>5</sub> • \simfunc<sub>4</sub> • \simfunc<sub>5</sub> • \simfunc<sub>6</sub> • \simfunc<sub>7</sub> • \simfunc<sub>7</sub>
```

Controller Implementation




Clocking Methodology




- Storage elements clocked by same edge
- Being physical devices, flip-flops (FF) and combinational logic have some delays
 - Gates: delay from input change to output change
 - Signals at FF D input must be stable before active clock edge to allow signal to travel within the FF (set-up time), and we have the usual clock-to-Q delay
- "Critical path" (longest path through logic) determines length of clock period

An Abstract View of the Critical Path



Register-Register Timing: Cycle



Summary: Single-cycle Processor

- 5 steps to design a processor
 - 1. Analyze instruction set → datapath <u>requirements</u>
 - 2. Select set of datapath components & establish clock methodology
 - . 3. Assemble datapath meeting the requirements
 - 4. Analyze implementation of each instruction to determine setting of control points that effects the register

transfer.

- 5. Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits

