# General Purpose Input/Output (GPIO)

Jalal Kawash

#### Outline

- 1. The Raspberry Pi
- 2. Introduction to the RPi GPIO
- 3. Working with GPIO lines

# Section 1 The Raspberry Pi

#### Section 1 Objective

At the end of this section you will

1. Be familiar with the Raspberry Pi



#### RASPBERRY PI MODEL B





Image from raspberrypi.org

Technical Features	
Chip	Broadcom BCM2835 SoC full HD multimedia applications processor
СРИ	700 MHz Low Power ARM1176JZ-F Applications Processor
GPU	Dual Core VideoCore IV® Multimedia Co-Processor
Memory	512MB SDRAM
Ethernet	onboard 10/100 Ethernet RJ45 jack
USB 2.0	Dual USB Connector
Video Output	HDMI (rev 1.3 & 1.4) Composite RCA (PAL and NTSC)
Audio Output	3.5mm jack, HDMI
Onboard Storage	SD, MMC, SDIO card slot
Operating System	Linux
Dimensions	8.6cm x 5.4cm x 1.7cm

#### From element14.com

# Raspberry Pi 2



### Technical Specs

- 900 MHz **ARMv7 Quad Core Processor** (Cortex-A7)
- 1GB RAM
- 40 pin extended GPIO
- 4 x USB 2 ports
- CSI camera port (Raspberry Pi camera)
- DSI display port (Raspberry Pi touch screen)

#### Section 2

# Introduction to the Raspberry Pi GPIO

#### Section 2 Objectives


At the end of this section you will

- 1. Get a quick look at the RPi GPIO pins
- 2. Look at example uses of the GPIO


#### **GPIO**

- General Purpose Input/Output device
- Famous with microcontrollers
  - Provide extended functions without changing circuitry
- Has 54 lines
  - Only a subset is available for the RPi
    - 26 lines in Pi1
    - 40 lines in Pi2


#### RPi GPIO



- Programmable
- 40 header pins on the RPi
- Provide UART and 5V power
- Provide others too e.g. CSI (camera serial interface) and DSI (Display serial interface)
- Not plug and play



www.ebay.com









Image from: www.raspberrypi.org



Images from: learn.adafruit.com & kiwi.psnc.pl



Image from: learn.adafruit.com






# Section 3 Working with GPIO Lines

#### Section 3 Objectives

At the end of this section you will

- 1. Have a closer look at GPIO registers
- 2. Know how to set functions to GPIO pins
- 3. Know how to use the pins for input and output

#### RPi GPIO pins




- The RPi GPIO has 16 GP pins
  - Green ones
- Since they are not plug-and-play, some work is need to initialize, write, and read
- Each of these pins can have up to 6 functions
  - For example function 1 is write & o is read
    - From core's point of view

### Pseudo Memory Mapped Registers

- A memory-mapped register is dealt with as a memory address
  - It is accessed by LDR & STR
- A pseudo memory-mapped register is an actual peripheral register that is accessed as a memory location
  - MMU deals with these requests
  - MMU sends the request to the device rather than memory

## Pseudo Memory Mapped Registers



## **GPIO** Registers

Field Name	Description	Size	Read/ Write
GPFSEL0	GPIO Function Select 0	32	R/W
GPFSEL1	GPIO Function Select 1	32	R/W
GPFSEL2	GPIO Function Select 2	32	R/W
GPFSEL3	GPIO Function Select 3	32	R/W
GPFSEL4	GPIO Function Select 4	32	R/W
GPFSEL5	GPIO Function Select 5	32	R/W
-	Reserved	-	-
GPSET0	GPIO Pin Output Set 0	32	W
GPSET1	GPIO Pin Output Set 1	32	w
-	Reserved	-	-
GPCLR0	GPIO Pin Output Clear 0	32	w
GPCLR1	GPIO Pin Output Clear 1	32	w
-	Reserved	-	-
GPLEV0	GPIO Pin Level 0	32	R
GPLEV1	GPIO Pin Level 1	32	R
-	Reserved	-	-
	GPFSEL0 GPFSEL1 GPFSEL2 GPFSEL3 GPFSEL4 GPFSEL5 - GPSET0 GPSET1 - GPCLR0 GPCLR1 - GPLEV0	GPFSEL0 GPIO Function Select 0 GPFSEL1 GPIO Function Select 1 GPFSEL2 GPIO Function Select 2 GPFSEL3 GPIO Function Select 3 GPFSEL4 GPIO Function Select 4 GPFSEL5 GPIO Function Select 5 - Reserved GPSET0 GPIO Pin Output Set 0 GPSET1 GPIO Pin Output Set 1 - Reserved GPCLR0 GPIO Pin Output Clear 0 GPCLR1 GPIO Pin Output Clear 1 - Reserved GPLEV0 GPIO Pin Level 0 GPLEV1 GPIO Pin Level 1	GPFSEL0         GPIO Function Select 0         32           GPFSEL1         GPIO Function Select 1         32           GPFSEL2         GPIO Function Select 2         32           GPFSEL3         GPIO Function Select 3         32           GPFSEL4         GPIO Function Select 4         32           GPFSEL5         GPIO Function Select 5         32           -         Reserved         -           GPSET0         GPIO Pin Output Set 0         32           GPSET1         GPIO Pin Output Set 1         32           -         Reserved         -           GPCLR0         GPIO Pin Output Clear 0         32           GPCLR1         GPIO Pin Output Clear 1         32           -         Reserved         -           -         Reserved         -           GPLEV0         GPIO Pin Level 0         32           GPLEV1         GPIO Pin Level 1         32

**Function Select** 

Set (Write 1)

Clear (Write o)

Level (Read)

More info refer to: BCM2835 ARM Peripherals (available on BB)

### **GPIO** Registers

- There are more registers
- Refer to: BCM2835 ARM Peripherals (available on BB) for more info
- This document lists virtual addresses (in Linux) for registers
- Replace 7E in the virtual address by 3F to obtain the physical address

## Function Select Registers

0x3F200014

GPFSEL5

For pins 50 to 53

0x3F200010

**GPFSEL4** 

For pins 40 to 49

0x3F20000c

GPFSEL3

For pins 30 to 39

0x3F200008

**GPFSEL2** 

For pins 20 to 29

0x3F200004

**GPFSEL1** 

For pins 10 to 19

> 0x3F200000

**GPFSELo** 

For pins o to 9

Base GPIO address

### Accessing GPIO Registers

- GPIO uses "pseudo" memory-mapped I/O
  - Accessed as if accessing memory locations

#### Pin Offset from GPIO Base Address

- A register corresponds to many GPIO pins
- For example

**GPFSELo** 

For pins o to 9

- Each pin (o to 9) is controlled by 3 bits in GPFSELO
- For example, bits 0-2 set the function for GPIO pin 0
- Each pin can be given a function (from up to 6 functions)
- In our case, it is mostly input or output functions

#### Inside GPFSEL0

Bit(s)	Field Name	Description	Туре	Reset	
31-30		Reserved	R	0	
29-27	FSEL9	FSEL9 - Function Select 9  000 = GPIO Pin 9 is an input  001 = GPIO Pin 9 is an output  100 = GPIO Pin 9 takes alternate function 0  101 = GPIO Pin 9 takes alternate function 1  110 = GPIO Pin 9 takes alternate function 2  111 = GPIO Pin 9 takes alternate function 3  011 = GPIO Pin 9 takes alternate function 4  010 = GPIO Pin 9 takes alternate function 5	R/W	0	
26-24	FSEL8	FSEL8 - Function Select 8	R/W	0	
23-21	FSEL7	FSEL7 - Function Select 7	R/W	0	
20-18	FSEL6	FSEL6 - Function Select 6	R/W	0	
17-15	FSEL5	FSEL5 - Function Select 5	R/W	0	
14-12	FSEL4	FSEL4 - Function Select 4	R/W	0	
11-9	FSEL3	FSEL3 - Function Select 3	R/W	0	
8-6	FSEL2	FSEL2 - Function Select 2	R/W	0	
5-3	FSEL1	FSEL1 - Function Select 1	R/W	0	
2-0	FSEL0	FSEL0 - Function Select 0	R/W	0	

From: BCM2835 ARM Peripherals

### Calculating the Pin Offset

- If pin# is single-digit
  - Offset = address for GPFSELo (base GPIO address, ox3F200000)
- If pin# > 9 (more than one digit)
  - Offset = base GPIO address + 4\*(pin# div 10)
  - Address of GPFSEL1 to GPFSEL5
- Example (pins 10 to 19):
  - Offset = 0x3F200000 + 4\*(1) = 0x3F200004
  - Which is address for GPFSEL1

## Getting to Appropriate Pins


- Given some pin#
- Let GPFSEL{n} be the register that controls this pin#
  - □ *n* = pin# *div* 10
- Let d be the least significant digit of pin#
- The 3 bits of GPFSEL{n} that select pin#'s function start at d\*3

#### GPIOFSEL{n}


30-31	27-29	24-26	21-23	18-20	15-17	12-14	9-11	6-8	3-5	0-2
reserved									Pin {n}1	

## **GPFSEL** registers


#### **GPFSELo**



#### GPFSEL1



#### GPFSELn $(n \in \{o .. 5\})$



### Example

- Pin 32
- Register GPFSEL3, offset 0x3F20000c

```
= 4*(32 \text{ div } 10) + 0x3F200000
```

- Least significant bit of pin# is 2
- The three bits of GPFSEL3 that control pin 32 start at bit 3\*2 = 6
- Hence, bits 6-8 define the function of pin 32

## Setting the bits in GPFSEL{n}

- Clear the appropriate bits in GPFSEL{n}
- Set the appropriate bits in GPSFEL{n}

## Resetting the bits for pin 3


```
AND GPFSELO with 1..1 000 111 111 111 ~ (7<<(((p) %10) *3)) b0111 << (3%10) * 3 b0111 << 9 shift left 9 bits 0..0 111 000 000 000 ~ (0..0 111 000 000 000) 1..1 000 111 111 111
```

Reset GPFSEL0[9..11] to 000

#### Resetting the bits for pin 3

Pin 3 is an input pin now

## Clearing pin 3 bits (Input pin)



#### Resetting the bits for pin p

#### Setting the bits for pin 3

```
Reset pin 3 (INP_GPIO(3))

*(gpio+((3)/10)) |= (1<<(((3)%10)*3))

(1<<(((3)%10)*3))


(1<<9)

0..0 001 000 000

Bitwise OR [0x3F200000] with 0..0 001 000 000
```

Pin 3 is an output pin now

### Example - Setting pin 3 bits



## Setting the bits for pin p

# Reading and Writing Pins

## Performing I/O

- Once a pin function is set, then pin can be used for I/O
- To write to a pin, use GPSET{0,1} or GPCLR{0,1}
- To read from a pin, use GPLEV{0,1}

#### **GPIO Pin Output Set Registers (GPSETn)**

#### **Synopsis**

The output set registers are used to set a GPIO pin. The SET{n} field defines the respective GPIO pin to set, writing a "0" to the field has no effect. If the GPIO pin is being used as in input (by default) then the value in the SET{n} field is ignored. However, if the pin is subsequently defined as an output then the bit will be set according to the last set/clear operation. Separating the set and clear functions removes the need for read-modify-write operations

Bit(s)	Field Name	Description	Туре	Reset
31-0	SETn (n=031)	0 = No effect 1 = Set GPIO pin <i>n</i>	R/W	0

Table 6-8 - GPIO Output Set Register 0


#### Dividing a pin# by 32 determines which register must be used

Bit(s)	Field Name	Description	Туре	Reset
31-22	-	Reserved	R	0
21-0	SETn (n=3253)	0 = No effect 1 = Set GPIO pin <i>n</i> .	R/W	0

Table 6-9 – GPIO Output Set Register 1


From: BCM2835 ARM Peripherals

# **GPSET0** register



## GPSET1 register


#### Not used on the Pi




#### **GPSETO Address**

- Base GPIO Address: 0x3F200000
- GPSETo: Base + 28 = 0x3F20001C
  - 28 decimal is 0x1C

## Setting (writing 1 to) a pin







## Setting (Writing to) a Pin


- If writing 1, then use GPSET{n}, n= 0,1
  - gpioAddr + 28 + {4\*n}
    - 28 and 4\*n are decimal values
- If writing o, use GPCLR{n}
  - A write of o to GPSET{n} is ignored
  - gpioAddr + 40 + {4\*n}
    - 40 and 4\*n are decimal values

# GPCLR0 register



## Clearing (writing 0 to) a pin





## Example

- To write 1 to (set) pin 3: GPSET[3] = 1
- To write o to (clear) pin 3: GPCLR[3] = 1
- GPSET[i] = o and GPCLR[i] = o have no effect on pin

## Writing to pins 0 - 31

```
unsigned int *gpio = 0x3F200000;
#define GPSET0 7 \setminus 28/4
                    10 \\ 40/4
#define GPCLR0
if (writing 1)
    gpio[GPSET0] = 1 << pinNumber;</pre>
else
    qpio[GPCLR0] = 1 << pinNumber;
```

#### GPCLR1

- Used to clear the remaining pins
- Pins 32 to 53
- Bit o clears pin 32, ...
- Not used on the Pi

#### GPIO Pin Output Clear Registers (GPCLRn)

#### SYNOPSIS

The output clear registers) are used to clear a GPIO pin. The CLR{n} field defines the respective GPIO pin to clear, writing a "0" to the field has no effect. If the GPIO pin is being used as in input (by default) then the value in the CLR{n} field is ignored. However, if the pin is subsequently defined as an output then the bit will be set according to the last set/clear operation. Separating the set and clear functions removes the need for read-modify-write operations.

Bit(s)	Field Name	Description	Туре	Reset
31-0	CLRn (n=031)	0 = No effect 1 = Clear GPIO pin n	R/W	0

#### Table 6-10 – GPIO Output Clear Register 0

Bit(s)	Field Name	Description	Туре	Reset
31-22	-	Reserved	R	0
21-0	CLRn (n=3253)	0 = No effect 1 = Set GPIO pin n Clear	R/W	0

#### Table 6-11 – GPIO Output Clear Register 1

From: BCM2835 ARM Peripherals

#### **GPCLRO** Address

• Base GPIO Address: 0x3F200000

• GPCLRo : Base  $+ 40 = 0 \times 3F200028$ 

## Reading a Pin

- Register GPLEVn is used to read a bit from a pin
- In the RPi, only GPLEVo is used
  - Bit *n* corresponds to the value of pin *n*
- Address of GPLEVo is 0x3F200000 + 52
  - ox3F200034

## Inside GPLEV{n}

#### GPIO Pin Level Registers (GPLEVn)

Synopsis The pin level registers return the actual value of the pin. The LEV{n} field gives the value of the respective GPIO pin.

Bit(s)	Field Name	Description	Туре	Reset
31-0	The state of the s	0 = GPIO pin n is low 0 = GPIO pin n is high	R/W	0


Table 6-12 - GPIO Level Register 0

Bit(s)	Field Name	Description	Туре	Reset
31-22		Reserved	R	0
21-0		0 = GPIO pin n is low 0 = GPIO pin n is high	R/W	0

Table 6-13 - GPIO Level Register 1

From: BCM2835 ARM Peripherals

## GPLEV0 register



#### **GPLEVn Addresses**

- Base GPIO Address: 0x3F200000
- GPLEVo : Base  $+ 52 = 0 \times 3F200034$

- GPLEV1: Base + 60 = 0x3F20003C
  - Not used in the Pi

## Reading from pins 0 - 31

```
unsigned int *gpio = 0x3F200000;

#define GPLEV0 13
...
int v;

v = (gpio[GPLEV0] >> 3) & 1;
// v = pin 3 value
```


#### Other GPIO functions

- Clock signal
- UART
- JTAG
- Etc ...


#### JTAG Interface

- Joint Test Action Group
  - IEEE 1149.1 Standard Test Access Port and Boundary-Scan Architecture
- Originally used for IC debug ports
- Embedded system development relies on JTAG to perform debugging
- ARM11 has an extensive JTAG capability
- EnableJTAG routine in jtag.s (by Dmitry Zavyalov)

#### **JTAG Interface Pins**



www.raspberrypi-spy.co.uk



ebay.com