## HW#5 CSc 137

Problem I: Consider the sequential circuit in Figure 5.31 where the adder is a CLA. Its simplified circuit is shown in Figure 5.32. Assuming that the Flip-Flips register set-up time, clock-to-q, and clock-skew are each 0.1 ns, AND gate = 0.2 ns and EXOR = 0.3 ns determine the upper bound for its clock frequency. (10 pts)

Critical path: do > Zz

CLA Adder delay = 2(0,3) + 0,2 = 0.8 ns xor yore AND gate

Mux delay = 3 (0.2) = 0.6 ns AND gate

Ts+ = 0.1 ns

Tus = 0,2 ms

 $T_{cq} = 0.1 ns + 0.1 ns + 2(0.1 ns) = 0.4$   $\frac{7}{d2}$   $\frac{7}{d0}$   $\frac{7}{d0}$ 


 $T_{min} = CLA delay + mox delay + Test + T$ 

 $f_{\text{max}} = A = \frac{1}{2.1} \text{ ns} = 0.4762 \text{ ns} \times 1 \text{ sec} = 476,200,000}$  $476,200,000 \text{ cycles} \times \frac{10^{-9} \text{ ns}}{1 \times 10^{6} \text{ cycles}} = 476.2 \text{ MHz}$ 

Problem III: Textbook problem 5.11 (only FSD) (5 pts)

Textbook problem 5.11 (only FSD)

- Design a Mealy sequence recognizer that detects the overlapping sequence "1001!" Use binary encoded state labels



A=00 B=01 C=10 D=11