DEPT OF INFORMATION TECHNOLOGY M.V.S.R. Engineering College, Nadergul, Hyderabad <u>Time Table for the Academic Year 2017-2018(w.e.f11-07-2017)</u>

Year: II/IV Semester: I Room No: IT- 211 Section: A

Day	9:30-10:30	10:30- 11:30		11:40-12:40	12:40-1:40		2:15-3:15	3:15-4:15
Mon	PRP	ME		DM	DELD			DS
	(DBVR)	(CHS)		(KRM)	(MK)		(TM)
Tue	BE LAB(Batc	h-A)/MP-I	_	ENS	DELD		DS	
	LAB(Bato	ch-B)		(KS)	(MK)		(TM)	
	(CHS,MK)		AK			I		
	(KRM,SCHVB,	GUS),(AN)	EA			NC		
Wed	ME	PRP	~	PRP	DS	5	ENS	DM
	(CHS)	(DBVR)	Δ	(DBVR)	(TM)		(KS)	(KRM)
Thu	PRP	DELD		DS LAB(Bat	tch-B)/MP-I			ME
	(DBVR)	(MK)		LAB(Ba	atch-A)		((CHS)
				(TM,GUS),(SKC)/(KRM,THS),(BK)				
Fri	DS LAB(Bato	h-A)/ BE		DM			DELD	ENS
	LAB(Bato	ch-B)		(KR	lM)		(MK)	(KS)
	(TM,KRM),(SKC)/(CHS,MK)(BP)						

Sub Code	Name of the Subject	Faculty Name
DM	Discrete Mathematics (PC 201 IT)	K. Ramya Madhavi
ME	Micro Electronics (PC 202 IT)	Ch. Srujana
DELD	Digital Electronics and Logic Design (PC 203 IT)	M. Kavitha
DS	Data Structures (PC 204 IT)	T. Mrunalini
PRP	Probability & Random process (PC 205 IT)	DBV. Ravi Sankar
ENS	Environmental Studies (HS 222 MC)	K.Shweta
DS LAB	Data Structures Lab (PC 231 IT)	T. Mrunalini,K.Ramya Madhavi(Batch-A),G.Ushasri(Batch-B), S.kalyan Chakravarthy
BE LAB	Basic Electronics Lab (PC 232 IT)	Ch.Srujana, M.Kavitha, B.Prasad (Batch-A&B)
MP-IILAB	Mini Project-I Lab (PC 233 IT)	K.Ramya Madhavi, S.Ch.Vijaya Bhaskar (Batch-A),G.Ushasri(Batch-A), A), T.Hari Singh, (Batch-B), A.Nirmala (Batch-B), B.Karunakar(Batch-B)

DEPT OF INFORMATION TECHNOLOGY M.V.S.R. Engineering College, Nadergul, Hyderabad <u>Time Table for the Academic Year 2017-2018(w.e.f11-07-2017)</u>

Year: II/IV Semester: I Room No: IT- 210 Section: B

Day	9:30-10:30	10:30-11:30	EAK	11:40- 12:40	12:40-1:40	NCH	2:15-3:15	3:15-4:15
Mon	DM	DELD	B R		DS	P -	PRP	ME
	(PK)	(MK)	40	(F	PAB)	15	(DBVR)	(AVV)
Tue	ENS (STM)	PRP (DBVR)	1:30-11:4	DS LAB(Batch-A/MP-I LAB(Batch-B) (PAB,GUS),(SKC)/(THS,TM), (BP)		1:40- 2:1	ME (AVV)	
Wed	ENS (STM)	DELD (MK)	7	DELD (MK)	ME (AVV)		DS (PAB)	PRP (DBVR)
Thu		B/BE LAB(Batch- A) C)/(AVV,TM),(BP)		ME (AVV)	DS (PAB)		PRP (DBVR)	DM (PK)
Fri		OM PK)		ENS DELD (STM) (MK)			LAB(B	atch-B)/MP-I atch-A))/(THS,PK)(BK)

Sub Code	Name of the Subject	Faculty Name		
DM	Discrete Mathematics (PC 201 IT)	P.Karthik		
ME	Micro Electronics (PC 202 IT)	A.V.Vahini		
DELD	Digital Electronics and Logic Design (PC 203 IT)	M.Kavitha		
DS	Data Structures (PC 204 IT)	P.Amba Bhavani		
PRP	Probability & Random process (PC 205 IT)	DBV.Ravi Sankar		
ENS	Environmental Studies (HS 222 MC)	Shilpa Tiwari Mishra		
DS LAB	Data Structures Lab (PC 231 IT)	P.Amba Bhavani,G.Ushasri(Batch-A),P.Karthik(Batch-B), S.kalyan Chakravarthy		
BE LAB	Basic Electronics Lab (PC 232 IT)	A.V.Vahni, T.Mrunalini,B.Prasad		
MP-1LAB	Mini Project-I Lab (PC 233 IT)	T.Hari Singh,P.Karthik (Batch-A),T.Mrunalini(Batch-B), B.Karunakar(Batch-A),B.Prasad (Batch-B)		

DEPT OF INFORMATION TECHNOLOGY M.V.S.R. Engineering College, Nadergul, Hyderabad <u>Time Table for the Academic Year 2017-2018(w.e.f11-07-2017)</u>

Year: III/IV Semester: I Room No: IT - 119 Section: A

Day	9:45-10:35	10:35-11:25	11:25-	12:15-1:00	СН	1:45-2:35	2:35-3:25	3:25-4:15
			12:15		ND-			
Mon	SE	DBMS LAB(Ba	atch-A)/MP-III I	AB(Batch-B)	12:	DBMS	D	AA
	(AM)	(DK,AM),(BK)/(KSL,AV	V),(BU)	1:4	(DK)	(G	US)
Tue	TOC	SE	MEA	OS	-	DBMS LAB(Ba	tch-B)/OS LAB(Batch-A)	
	(JS)	(AM)	(CHVR)	(KRM)	0	(DK,AM),	(BK)/(KRM,DM),(BU)	
Wed	DBMS	OS LAB(Bat	ch-B)/MP-III LA	B(Batch-A)	۱:0	OS		
	(DK)	(KRM,PAB)	(BU)/(KSL,AM,	GUS),(AN)		(KRM)		
Thu	DE	3MS	SE	MEA		TOC		OS
	([OK) (AM)		(CHVR)		(JS)	(k	(RM)
Fri	M	EA TO		OC		SE	D	AA
	(CH	IVR)	()	S)		(AM)	(G	US)

Sub Code	Name of the Subject	Faculty Name
MEA	Managerial Economics and Accountancy(CM371)	Ch Venkat Rao
SE	Software Engineering (BIT302)	A.Manasa
DAA	Design and Analysis of Algorithms (BIT303)	G.Ushasri
DBMS	Database Management Systems(BIT304)	K.Devaki
OS	Operating Systems (BIT305)	K.Ramya Madhavi
TOC	Theory of Computation (BIT306)	J.Sowjanya
OS LAB	Operating SystemsLab (BIT 331)	K.Ramya Madhavi,D.Muninder(Batch-A),P.Amba Bhavani (Batch-B),B.Uma Rani
DBMS LAB	DBMS Lab (BIT 332)	K.Devaki,T. Mrunalini, A. Manasa,B.Karunakar
MP-III LAB	Mini Project-III Lab(BIT 333)	K.Srilaxmi,A.Manasa(Batch-A),G.Ushasri(Batch-A),A.V.Vahini(Batch-B), A.Nirmala(Batch-A),B.Uma Rani (Batch-B)

DEPT OF INFORMATION TECHNOLOGY M.V.S.R. Engineering College, Nadergul, Hyderabad <u>Time Table for the Academic Year 2017-2018(w.e.f 11-07-2017)</u>

Year: III/IV Semester: I Room No: IT - 118 Section: B

Day	9:45-10:35	10:35-11:25	11:25-12:15	12:15-1:00	王	1:45-2:35	2:35-3:25 3:25-4:15
Mon	DE	3MS	MS DAA		N N	DBMS LAB(Batch-A/MP-III LAB(Batch	
	(JS)	(KN)	-	(JS,PK),(BK)/(DM,AM,MK),(BU)	
Tue	MEA	DBMS LAB	(Batch-B)/OS LA	AB(Batch-A)	451	OS	SE
	(NS)	(JS,P	K),(BK)/(KSL,DM	K),(BK)/(KSL,DM),(BU)			(PK)
Wed	SE	MEA	T	TOC		OS	
	(PK)	(NS)	(V	AK)	00:	(KSL)	
Thu	(OS	DBMS	SE	-	DAA	TOC
	(K	(SL)	(JS) (PK)			(KN)	(VAK)
Fri	DAA	OS LAB(B	atch-B)/MP-III LA	B(Batch-A)		DBMS	MEA
	(KN)	(KSL,F	AB),(BU)/(DM,A	M),(AN)		(JS)	(NS)

Sub Code	Name of the Subject	Faculty Name
MEA	Managerial Economics and Accountancy (CM-371)	N.Sanju
SE	Software Engineering (BIT-302)	P.Karthik
DAA	Design and Analysis of Algorithms (BIT-303)	Dr.K.Nikitha
DBMS	Database Management Systems(BIT-304)	J.Sowjanya
OS	Operating Systems (BIT-305)	K.Srilaxmi
TOC	Theory of Computation(BIT-306)	V.Ashwini Kumar
OS LAB	Operating Systems Lab(BIT 331)	K.Srilaxmi, D.Muninder (Batch-A),P.Amba Bhavani(Batch-B)
DBMS LAB	DBMS Lab (BIT 332)	J.Sowjanya, P.Karthik, B.Karunakar
MP-III LAB	Mini Project-III Lab (BIT 333)	D.Muninder, A.Manasa, M.Kavitha(Batch-B) A.Nirmala, B. Uma Rani

DEPT OF INFORMATION TECHNOLOGY M.V.S.R. Engineering College, Nadergul, Hyderabad <u>Time Table for the Academic Year 2017-2018(w.e.f 11 -07-2017)</u>

Year: IV/IV Semester: I Room No: IT-117 Section: A

	9:45-10:35	10:35- 11:25	11:25- 12:15	12:15-1:00	NCH	1:45-2:35	2:35-3:25	3:25-4:15		
Mon	IS (DM)	MWT LAB(Batch-A)/VLSI LAB(Batch-B) (KCS,THS,GUS),(SKC)/(SCHVB,DBVR),						M\ (K0	WT CS)	
_		-16141	(AN,BP)	C#PP	1:4	N 4) A / T 1 /	ND(D			
Tue		T/SW /THS)	WMC/IPR (AVV/VAK)		0		\B(Batch-B)/PS(Ba S),(SKC)/(KN,CS,\	=		
Wed		S	=	LSI	1:0	MWT	WMC	•		
	(D	(M)	(SC	HVB)		(KCS)	(AVV)	(VAK)		
Thu	IS	VLSI LAB	(Batch-A)/PS((Batch-B)		MWT				
	(DM)	(SCHVB,DBV		R),(AN)/(KN,CS,VAK,DM),		(KCS)				
			(BK)							
Fri		LSI HVB)	SRT/SW (DK/THS)							

Sub Code	Name of the Subject	Faculty Name
VLSI	VLSI Design (BIT401)	S.Ch.Vijaya Bhaskar
MWT	Middleware Technologies (BIT402)	K.Chandra Sekhar
IS	Information Security (BIT403)	D.Muninder
WMC (ELEC-II)	Wireless and Mobile Communications(BIT404)	A.V.Vahini
IPR (ELEC-II)	Intellectual Property Rights (LA473)	V.Ashwini Kumar
SemWeb (ELEC-	Semantic Web (BIT 4)	T.Hari Singh
SRT (ELEC-III)	Software Reuse Techniques (BIT 411)	K.Devaki
VLSI LAB	VLSI Design Lab(BIT 431)	S.Ch.Vijaya Bhaskar, DBV. Ravi Sankar,A.Nirmala,B.Prasad
MWT LAB	Middleware Technologies Lab (BIT 432)	K.Chandra Sekhar,T.Harisingh,G.Ushasri,S.Kalyana Chakravarthy
PS	Project Seminar (BIT433)	Dr.K.Nikitha, Dr.Ch.Samson, V.Ashwini Kumar, M.Kavitha (Batch-A), D.Muninder (Batch-B), B.Karunakar (Batch-B), B.Prasad (Batch-A)

DEPT OF INFORMATION TECHNOLOGY M.V.S.R. Engineering College, Nadergul, Hyderabad Time Table for the Academic Year 2017-2018(w.e.f 11 -07-2017)

Year: IV/IV Semester: I Room No: IT- 209 Section: B

Day	9:45-10:35	10:35-11:25	11:25- 12:15	12:15-1:00	LNCH	1:45-2:35	2:35-3:25	3:25-4:15
Mon		IS (CS)					LAB(Batch-A)/PS(B HS),(AN)/(KN,CS,Th	•
Tue	SRT, (DK/		WMC/IPR (AVV/VAK)		0 - 1		VLSI (CHS)	
Wed			Batch-B)/ PS(Batch-A) C)/(KN,CS,AVV,TM),(BK)		1:0	VLSI (CHS)		IC/IPR //VAK)
Thu	VLSI (CHS)	MW (KC		IS (CS)				
Fri	MWT (KCS)	IS (CS)	SRT/SW (DK/THS)				MWT LAB(Batch-A)/VLSI LAB(Batch-B) (KCS,DK),(SKC)/(SCHVB,CHS),(AN)	

Sub Code	Name of the Subject	Faculty Name
VLSI	VLSI Design (BIT 401)	Ch. Srujana
MWT	Middleware Technologies (BIT 402)	K.Chandra Sekhar
IS	Information Security (BIT 403)	Ch.Samson
WMC (ELEC-II)	Wireless and Mobile Communications(BIT 404)	A.Vijaya Vahini
IPR (ELEC-II)	Intellectual Property Rights (LA473)	V.Ashwini Kumar
SemWeb (ELEC-III)	Semantic Web (BIT 4)	T.Hari Singh
SRT (ELEC-III)	Software Reuse Techniques (BIT 411)	K.Devaki
VLSI LAB	VLSI Design Lab(BIT 431)	S.Ch.Vijaya Bhaskar,Ch.Srujana,A.Nirmala
MWT LAB	Middleware Technologies Lab (BIT 432)	K.Chandra Sekhar, J.Sowjanya,S.Kalyan Chakravarthy
PS	Project Seminar (BIT 433)	K.Nikitha,Sh.Samson, A.Vijaya Vahini, T.Mrunalini(Batch-A), P.Amba Bhavani(Batch-B), B.Karunakar(Batch-A), B.Prasad(Batch-B)