

Serial Communication Protocols

This chapter introduces four important serial communication protocols, including universal asynchronous receiver and transmitter (UART), inter-integrated circuit (I²C), serial peripheral interface (SPI), universal serial bus (USB). Serial communication transfers a single bit each time and uses either a single wire for each communication direction or a shared wire for both directions. It differs from parallel communications, which use multiple communication wires and can transfer several bits at the same time. Compared with parallel communications, serial communications provide lower speed, but allow longer cable length and are less expensive.

22.1 Universal Asynchronous Receiver and Transmitter

One of the most common usages of universal asynchronous receiver and transmitter (UART) is for exchanging data between a microprocessor and a PC serial port to debug software or monitor systems. UART also has been widely used for various peripherals, such as printers, terminals, and modems. The keyword "universal" means the serial interface is programmable. UART is often configured to communicate synchronously, which is then called USART.

The asynchronous transmission allows bits to be transmitted in a serial fashion without requiring the sender to provide a clock signal to the receiver. However, both senders and receivers must agree on the data transmission rate before the communication starts. The sender and the receiver should use the same baud rate to set up the clock agreement. In digital systems, the baud rate is the bit rate, *i.e.*, the number of bits transmitted per second. Usually, the UART interface can tolerate a clock shift up to 10% during the transmission. In some analog systems, such as modems, the baud rate is larger than the corresponding bit rate when there are more than two voltage levels and a voltage signal transmitted can represent multiple bits.




Figure 22-1. Connection between two UART devices in asynchronous mode

The transmission involves two communication lines (TX and RX), as shown in Figure 22-1.

- With full-duplex communication, data is always transmitted out bit by bit from the TX line and is received by the other device on its RX line. The receiver reassembles bits received into bytes.
- With the single-wire half-duplex communication, TX and RX are internally connected, and only one wire is used. TX is used for both sending and receiving data. In this mode, TX pins are pulled up externally because these two pins must be configured as open-drain.

For synchronous serial communication, the clock (CLK) pin of the devices must be connected. Also, the CTS (clear to send) line must connect with the RTS (request to send) line of the other device.

22.1.1 Communication Frame

UART divides data to be transmitted into frames. A frame is the smallest unit of communication. In a frame, the data length (7, 8, or 9 bits), the parity bit (even, odd, or no parity), the number of stop bits (0.5, 1, 1.5, or 2 bits), and the data order (MSB or LSB first) are configurable. Figure 22-2 shows one commonly used data frame: 8-P-1 (8 data bits, parity, 1 stop bit).




Figure 22-2. 8-P-1 frame (a start bit, eight data bits, one parity bit, and one stop bit). The least significant (LSB) of the data is sent out first in this example.

Each frame begins with a start bit, represented by a low-level voltage. After the start bit, the individual bits of each frame are shifted out of one UART interface and into another. Software can configure the data transmission order. Either the least significant bit (LSB) or the most significant bit (MSB) can be sent first. For example, suppose the LSB is sent first. When UART sends 0xE1, the bit stream 10001111 (read from left to right) is seen on the transmission line. The number of bits in the data can be programmed to be 7, 8 or 9.

When the sender sends a frame, the sender can optionally calculate the parity of this frame and send the parity bit to the receiver for error checking. The optional parity bit helps improve the data integrity. The parity bit uses a high-level voltage to represent a logic 0 and a low-level voltage to represent a logic 1. Software can configure logic 1 on the parity bit to represent either an odd or even number of ones in the transmitted data.

- Even parity. The combination of data bits and the parity bit contains an even number of 1s.
- *Odd parity*. The total number of 1s in the data bits and the parity bit is an odd number.

For example, if the data bits are 00010001 in binary, the parity bit will be 1 if odd parity is used, and 0 if even parity is used.

Each frame ends with a stop bit, represented by a high voltage. If no further data is transmitted, the voltage of the transmission line remains high. If the receiver does not obtain the stop bit, the current frame is considered corrupted and discarded. Additionally, the number of stop bit in each frame is usually one by default. However, it can be programmed to have 0.5, 1, 1.5, or 2 stop bits.




Figure 22-3. Receiver oversamples each bit 8 times

As the transmitter and receiver clocks are independent of each other, oversampling is an effective approach to mitigate the effects of clock deviation and avoid corruption by high-frequency noise. The most commonly used sampling rate is 8 or 16 times the baud rate (introduced in the next section). The receiver samples each bit 8 or 16 times and uses these values to estimate the middle of each bit pulse, resulting in a more reliable and robust transmission link.

22.1.2 Baud Rate

Historically the baud rate was used in telecommunications to represent the number of pulses or transitions physically transferred per second.

Baud Rate ≠ Bit Rate

- By using phase shift and other technologies,
 a pulse on phone lines can represent multiple binary bits, resulting in a bit rate larger than the baud rate.
- In digital communication systems, because each pulse represents a single bit, the baud rate is the number of bits physically transferred per second, including the actual data content and the protocol overhead, leading to a bit rate lower than the baud rate.

For example, if the baud rate is 9600, and an 8-N-1 frame consists of a start bit, 8 data bits, a stop bit, and no parity bit, then the transmission rate of actual data is not 9600 bits per second/8 = 1200 bytes per second. Instead, it is 9600/(1 + 8 + 1) = 960 bytes per second. The start and stop bits are the protocol overhead.

On STM32L4, the baud rate is calculated as follows:

$$Baud\ Rate = \frac{(1 + OVER8) \times f_{PCLK}}{USARTDIV}$$

where f_{PCLK} is the clock frequency of the processor. The divider USARTDIV is stored in the Baud Rate Register (BRR). The value of OVER8 is defined as follows.

$$OVER8 = \begin{cases} 0, & Signal is oversampled by 16 \\ 1, & Signal is oversampled by 8 \end{cases}$$

Also, the divider USARTDIV can be calculated from BRR.

$$USARTDIV = \begin{cases} BRR, & Signal is oversampled by 16 \\ BRR[15:4] \times 16 + BRR[2:0] \times 2, & Signal is oversampled by 8 \end{cases}$$

Example 1: Oversampling by 16, processor core 80 MHz, baud rate = 9600. Find *BRR*.

$$OVER8 = 0$$

$$USARTDIV = \frac{(1 + OVER8) \times f_{PCLK}}{Baud\ Rate} = \frac{80000000}{9600} = 8333.33 \approx 8333$$

$$BRR = USARTDIV = 8333 = 0x208D$$

Example 2: Oversampling by 8, processor core 80 MHz, baud rate = 9600. Find *BRR*.

$$OVER8 = 1$$

$$USARTDIV = \frac{(1 + OVER8) \times f_{PCLK}}{Baud\ Rate} = \frac{2 \times 80000000}{9600} = 16666.67$$

$$\approx 16667$$

The hex equivalent of 1667 is 0x411B.

$$BRR[3:0] = USARTDIV[3:0] \gg 1 = 0xB \gg 1 = 0x5$$

$$BRR[15:4] = USARTDIV[15:4] = 0x411$$

$$BRR = BRR[15:4]:BRR[3:0] = 0x4115$$

22.1.3 UART Standards

Voltage signals for UART are defined in different standards, such as RS-232, RS-422, and RS-485. The prefix RS stands for "recommended standard." Table 22-1 compares these three standards. While the voltage of the TX and RX line in RS-422 and RS-485 is differential, with two separate wires for each line, RS-232 uses a single-ended voltage with a shared ground.

Figure 22-4 compares *single-ended* and *differential signaling*. Besides the shared ground, single-ended signaling uses just one wire to transmit signals. Differential signaling uses two twisted wires with equal but opposite signals to transmit digital data. Electrical noise can be inducted into the signal wires or can be generated by the voltage difference between two ground references. Noise is coupled into both wires equally. Therefore, the noise can be canceled out at the receiver. Compared with single-ended signaling, differential signaling can transmit a higher frequency signal over a greater distance.




Figure 22-4. Comparison of single-ended and differential signaling

In RS-232, a voltage signal between +5V and +15V represents a logic one being transmitted, whereas a signal between -5V and -15V represents a logic zero. The receiver must interpret a voltage with +3V and +25V as a logic one, and a voltage with -3V to -25V as a logic zero. Any voltage signals between -3V and +3V are invalid data. When the line is idle, the line must be driven to logic zero.

	RS-232	RS-422	RS-485
Voltage signal	Single-ended (logic 1: +5 to +15V, logic 0: -5 to -15 V)	Differential (-6V to +6V)	Differential (-7V to +12V)
Max distance	50 feet	4000 feet	4000 feet
Max speed	20 Kbit/s	10 Mbit/s	10 Mbit/s
Number of	1 master,	1 master,	32 masters,
devices	1 receiver	10 receivers	32 receivers
Mode	Full duplex	Full duplex, half duplex	Full duplex, half duplex

Table 22-1. Comparing popular UART interfaces

Most modern computers only provide USB ports, not UART ports. Some old computers have RS-232 serial ports. However, we cannot directly connect an STM32 processor to the RS-232 port on a computer due to the voltage incompatibility. The STM32 processors can only tolerate voltage signals under 5V. Additionally, STM32 uses 0V to represent logic zero and 3V to represent logic one.

The FT232R chip converts a UART port to a standard USB interface, as shown below.




Figure 22-5. Serial communication via a USB-to-UART converter

The following diagram displays the voltage signal of the UART port when transmitting two data bytes, 0x32, and 0x3C. Each data frame includes one start bit, 8-bit data, and one stop bit. No parity bit is used in this example. After the start bit, the least significant bit

of the data is transmitted first. For example, the binary value of 0x32 is 0b00110010, and the bit sequence seen on the transmission (TX) line is 01001100. The baud rate is set to 9,600, and thus each bit takes approximately 0.104ms. When the TX line is idle, the voltage on it is 3V. The start bit has 0V while the stop bit has 3V.




Figure 22-6. Voltage signal when transmitting 0x32 and 0x3C via UART (1 start bit, 1 stop bit, 8 data bits, no parity, baud rate = 9,600)

22.1.4 UART Communication via Polling

The following sections introduce how to send or receive data via UART ports by using three different methods: polling, interrupt, and DMA. Polling is the simplest but most inefficient method. The interrupt approach is more efficient but not suitable for high data transfer rates. The DMA method is complex but the most effective.

Figure 22-7 shows the connection of two UART ports between two processors. The TX pin of one processor is connected to the RX pin of the other processor, and vice versa. Because the polling method blocks the processor from running other tasks, software cannot use polling to send and receive data simultaneously.




Figure 22-7. Connecting two UART ports

The code in Example 22-1 initializes a UART port in asynchronous mode (no hardware flow control) with oversampling by 16. Assume the UART clock is 80 MHz, and the baud rate is 9600. The data frame consists of 8 data bits, 1 start bit, 1 stop bit, and no parity bit. Software can initialize the UART ports using the following functions.

```
USART_Init(UART4);
USART_Init(USART1);
```

UART4 and USART1 are struct variables defined in the device header file (stm321476xx.h).

```
void USART_Init (USART_TypeDef * USARTx) {
 // Disable USART
 USARTx->CR1 &= ~USART CR1 UE;
 // Set data Length to 8 bits
 // 00 = 8 data bits, 01 = 9 data bits, 10 = 7 data bits
 USARTx->CR1 &= ~USART_CR1_M;
 // Select 1 stop bit
 USARTx->CR2 &= ~USART CR2 STOP;
 // Set parity control as no parity
  // 0 = no parity,
 // 1 = parity enabled (then, program PS bit to select Even or Odd parity)
 USARTx->CR1 &= ~ USART CR1 PCE;
 // Oversampling by 16
 // 0 = oversampling by 16, 1 = oversampling by 8
 USARTx->CR1 &= ~USART_CR1_OVER8;
 // Set Baud rate to 9600 using APB frequency (80 MHz)
 // See Example 1 in Section 22.1.2
 USARTx -> BRR = 0x208D;
  // Enable transmission and reception
 USARTx->CR1 |= (USART_CR1_TE | USART_CR1_RE);
  // Enable USART
 USARTx->CR1 |= USART CR1 UE;
  // Verify that USART is ready for transmission
  // TEACK: Transmit enable acknowledge flag. Hardware sets or resets it.
  while ((USARTx->ISR & USART_ISR_TEACK) == 0);
  // Verify that USART is ready for reception
  // REACK: Receive enable acknowledge flag. Hardware sets or resets it.
  while ((USARTx->ISR & USART_ISR_REACK) == 0);
}
```

Example 22-1. Initializing a UART port

Example 22-2 selects the system clock to drive USART1 and UART4.

```
int main(void){
 // Enable GPIO clock and configure the Tx pin and the Rx pin as:
 // Alternate function, High Speed, Push-pull, Pull-up
 //----- GPIO Initialization for USART 1 ------
 // PB.6 = AF7 (USART1 TX), PB.7 = AF7 (USART1_RX), See Appendix I
 RCC->AHB2ENR |= RCC AHB2ENR GPIOBEN; // Enable GPIO port B clock
 // 00 = Input, 01 = Output, 10 = Alternate Function, 11 = Analog
 GPIOB->MODER &= \sim(0xF << (2*6)); // Clear mode bits for pin 6 and 7
 GPIOB->MODER |= 0xA << (2*6); // Select Alternate Function mode
 // Alternative function 7 = USART 1
 // Appendix I shows all alternate functions
  GPIOB->AFR[0] = 0x77 << (4*6); // Set pin 6 and 7 to AF 7
 // GPIO Speed: 00 = Low speed, 01 = Medium speed,
                10 = Fast speed, 11 = High speed
  GPIOB->OSPEEDR |=
                      0xF<<(2*6);
 // GPIO Push-Pull: 00 = No pull-up/pull-down, 01 = Pull-up (01)
                   10 = Pull-down, 11 = Reserved
                 \&= \sim (0xF < < (2*6));
  GPIOB->PUPDR
  GPIOB->PUPDR = 0x5 << (2*6); // Select pull-up
  // GPIO Output Type: 0 = push-pull, 1 = open drain
  GPIOB->OTYPER &= \sim(0x3<<6);
 //----- GPIO Initialization for USART 4 ------
  // PA.0 = AF8 (UART4_TX), PA.1 = AF8 (UART4_RX), See Appendix I
  // The code is very similar to the one given above.
  . . .
  RCC->APB2ENR |= RCC APB2ENR USART1EN; // Enable UART 1 clock
  RCC->APB1ENR1 |= RCC APB1ENR1 UART4EN; // Enable UART 4 clock
  // Select system clock (SYSCLK) USART clock source of UART 1 and 4
  // 00 = PCLK, 01 = System clock (SYSCLK),
  // 10 = HSI16, 11 = LSF
  RCC->CCIPR &= ~ (RCC_CCIPR_USART1SEL | RCC_CCIPR_UART4SEL);
  RCC->CCIPR |= (RCC CCIPR USART1SEL 0 | RCC_CCIPR_UART4SEL_0);
  USART_Init(USART1);
  USART_Init(UART4);
```

Example 22-2. Enable and select the clock of UART ports

When UART receives a byte, hardware sets the receive register not empty flag (RXNE) in the status register (ISR). In the polling approach, software constantly checks the RXNE flag and reads the receive data register (RDR) once it is set. Reading register RDR clears the RXNE flag automatically.

Example 22-3 shows the implementation of receiving data by polling. This polling method is inefficient, and the while loop prevents the processor from running other tasks.

```
void USART_Read (USART_TypeDef *USARTx, uint8_t *buffer, uint32_t nBytes) {
  int i;
  for (i = 0; i < nBytes; i++) {
    while (!(USARTx->ISR & USART_ISR_RXNE)); // Wait until hardware sets RXNE
    buffer[i] = USARTx->RDR; // Reading RDR clears RXNE
  }
}
```

Example 22-3. Receive data from a UART port via busy polling

When UART sends a byte, software must wait until the TxE (transmission data register empty) flag is set in the status register (ISR). Hardware sets the TxE flag when the content of the transmission data register (TDR) has been transferred into the shift register. Additionally, writing to the USART data register (DR) clears the TxE flag automatically. After exiting the *for* loop, software must wait for the transmission complete (TC) flag to ensure the last byte has been sent out.

Example 22-4 shows the implementation of sending data by polling. Again, the while loop prevents the processor from performing other tasks.

```
void USART_Write (USART_TypeDef *USARTx, uint8_t *buffer, uint32_t nBytes) {
  int i;
  for (i = 0; i < nBytes; i++) {
    while (!(USARTx->ISR & USART_ISR_TXE)); // Wait until hardware sets TXE
    USARTx->TDR = buffer[i] & 0xFF; // Writing to TDR clears TXE flag
  }
  // Wait until TC bit is set. TC is set by hardware and cleared by software.
  while (!(USARTx->ISR & USART_ISR_TC)); // TC: Transmission complete flag
  // Writing 1 to the TCCF bit in ICR clears the TC bit in ISR
  USARTx->ICR |= USART_ICR_TCCF; // TCCF: Transmission complete clear flag
}
```

Example 22-4. Send data out via a UART port via busy polling

22.1.5 UART Communication via Interrupt

An USART interrupt can be generated upon the occurrence of several events, such as transmission data register empty (TxE), transmission complete (TC), received data register not empty (RXNE), overrun error detected (ORE), idle line detected (IDLE), and parity error (PE).




Figure 22-8. Using interrupt to receive data from USART 1

When UART receives a byte, an interrupt request is generated, and the processor responds to the request by executing the corresponding UART interrupt handler. The interrupt handler reads the receive data register (RDR) and copies it to the next empty buffer, as shown in Figure 22-8. Because several UART events can generate interrupts, the interrupt handler must check whether an RXNE event has taken place.

Software must enable UART interrupts to send or receive data, as shown in Example 22-5.

```
USART1->CR1 |= USART_CR1_RXNEIE; // Receive register not empty interrupt
USART1->CR1 &= ~USART_CR1_TXEIE; // Transmit register empty interrupt
NVIC_SetPriority(USART1_IRQn, 0); // Set the highest urgency
NVIC_EnableIRQ(USART1_IRQn); // Enable NVIC interrupt
```

Example 22-5. Enable UART sending and receiving interrupts

Example 22-6 shows the implementation of receiving data from UART by using interrupts. There are two global counter variables to record the number of bytes that have been received. The *receive()* function is generic, and is called by different UART interrupt handlers. Therefore, it takes three input arguments to differentiate UART ports, the receive buffers, and the byte counters.

```
#define BufferSize 32
uint8_t USART1_Buffer_Rx[BufferSize], USART4_Buffer_Rx[BufferSize];
volatile uint32 t Rx1 Counter = 0, Rx4 Counter = 0:
void USART1_IRQHandler(void) {
  receive(USART1, USART1 Buffer Rx, &Rx1 Counter);
void UART4_IRQHandler(void) {
  receive(UART4, USART4 Buffer Rx, &Rx4 Counter);
void receive(USART_TypeDef *USARTx, uint8_t *buffer, uint32_t *pCounter) {
  if(USARTx->ISR & USART_ISR_RXNE) { // Check RXNE event
     buffer[*pCounter] = USARTx->RDR; // Reading RDR clears the RXNE flag
     (*pCounter)++:
                                       // Dereference and update memory value
     if((*pCounter) >= BufferSize) { // Check buffer overflow
        (*pCounter) = 0;
                                       // Circular buffer
 }
}
```

Example 22-6. Receiving data from a UART port via interrupt

Example 22-7 gives a generic implementation to transmit data via a UART port by using interrupts. For example, software can send out the data by executing the following statement: UART_Send(USART1,buffer), which writes only the first byte to the transmit data register (TDR). This will start the transmission process. This function will immediately return to the caller after enabling TXE interrupt and write the first byte to the transmit data register (TDR). This allows the caller to continue to execute other tasks while the transmission is being performed in the background, as shown in Figure 22-9.

An interrupt will be generated after each byte has been sent. The interrupt handler writes the next byte to TDR to start the next transmission. This process repeats until a total of BufferSize bytes have been sent. The interrupt disables the interrupt for the TXE events.

```
volatile uint32_t Tx1_Counter = 0, Tx4_Counter = 0;

void UART_Send (USART_TypeDef *USARTx, uint8_t *buffer){
    USARTx->CR1 |= USART_CR1_TXEIE; // Enable TXE Interrupt
    // Write to Transmit Data Register (TDR) to start transmission
    // An interrupt will be initiated after data in TDR has been sent.
    USARTx->TDR = buffer[0];
}

void USART1_IRQHandler(void) {
    send(USART1, USART1_Buffer_Tx, &Tx1_Counter);
}
```

```
void UART4 IROHandler(void) {
  send(UART4, USART4 Buffer Rx, &Tx4 Counter);
}
void send(USART TypeDef *USARTx, uint8_t *buffer, uint32_t *pCounter){
  if(USARTx->ISR & USART ISR TXE) {
                                                 // Check TXE flag
                                                 // Bytes that have been sent
     (*pCounter)++;
     if(*pCounter <= BufferSize - 1) {</pre>
                                                // Transmit the next byte
        USARTx->TDR = buffer[pCounter] & 0xFF; // Writing to TDR clears TXE
                                                // Transmission completes
     } else {
        (*pCounter) = 0;
                                                 // CLear the counter
        USARTx->CR1 &= ~USART_CR1_TXEIE;
                                                // Disable TXE interrupt
     }
  }
}
```

Example 22-7. Send data out via a UART port by using interrupt




Figure 22-9. Sending three bytes via USART1 by using interrupts

Due to the non-blocking feature of interrupt, we can send and receive data simultaneously between two UART ports on the same processor, as shown in Figure 22-10.




Figure 22-10. Communication between two ports on the same processor

22.1.6 UART Communication via DMA

Using a direct memory access (DMA) controller to move data between a buffer and UART data registers is the most efficient way to perform UART communication. Chapter 19 introduces DMA in detail.

Figure 22-11 shows the basic idea. As shown in Table 19-2, USART1_TX and USART1_RX can be connected to channels 6 and 7 of DMA controller 2, respectively. A TXE or RXNE event triggers a DMA request on channel 6 and channel 7, respectively.

- Whenever the TXE bit is set in the ISR register, DMA controller 2 transfers one byte via channel 6 from the memory buffer (pointed to by the CMAR register of DMA 2 channel 6) to the *transmit data register* TDR (pointed to by the CPAR register of DMA 2 channel 6).
- Similarly, whenever the RXNE bit is set in the ISR register, DMA controller 2 transfers one byte via channel 7 from the *receive data register* RDR to the buffer.




Figure 22-11. Using DMA to receive data from USART 1

To enable DMA for the transmission, software must set the DMAT bit in the CR3 register.

```
USART1->CR3 |= USART_CR3_DMAT;
```

To enable DMA for the reception, software must set the DMAR bit in the CR3 register.

```
USART1->CR3 |= USART CR3 DMAR;
```

If DMA interrupts are enabled, the DMA controller can generate interrupt requests to execute the corresponding interrupt handler.

Example 22-8 and Example 22-9 give C code that configures channel 6 and 7 of DMA controller 2 to serve TX and RX of UART 1, respectively. Data transmission or reception takes place immediately when UART1 DMA Transmit or UART1_DMA_Receive is called.

```
void UART1 DMA Transmit (uint8 t *pBuffer, uint32 t size) {
  RCC->AHB1ENR |= RCC AHB1ENR DMA2EN;
                                           // Enable DMA2 clock
                                           // Disable DMA channel
  DMA2 Channel6->CCR &= ~DMA CCR EN;
  DMA2 Channel6->CCR &= ~DMA CCR MEM2MEM; // Disable memory to memory mode
  DMA2 Channel6->CCR &= ~DMA CCR PL;
                                           // Channel priority level
  DMA2 Channel6->CCR |= DMA CCR PL 1;
                                           // Set DMA priority to high
  DMA2 Channel6->CCR &= ~DMA CCR PSIZE;
                                           // Peripheral data size 00 = 8 bits
                                           // Memory data size: 00 = 8 bits
  DMA2 Channel6->CCR &= ~DMA CCR MSIZE;
  DMA2 Channel6->CCR &= ~DMA CCR PINC;
                                            // Disable peripheral increment mode
  DMA2 Channel6->CCR |= DMA CCR MINC;
                                           // Enable memory increment mode
  DMA2 Channel6->CCR &= ~DMA CCR CIRC;
                                           // Disable circular mode
  DMA2 Channel6->CCR |=
                          DMA CCR DIR;
                                           // Transfer direction: to peripheral
  DMA2 Channel6->CCR |= DMA CCR TCIE;
                                            // Transfer complete interrupt enable
                                            // Disable Half transfer interrupt
  DMA2 Channel6->CCR &= ~DMA CCR HTIE;
                                            // Number of data to transfer
  DMA2 Channel6->CNDTR = size;
  DMA2_Channel6->CPAR = (uint32 t)&(USART1->TDR); // Peripheral address
                                                      // Transmit buffer address
  DMA2_Channel6->CMAR = (uint32_t) pBuffer;
  DMA2_CSELR->CSELR &= ~DMA_CSELR_C6S;
                                           // See Table 19-2
  DMA2_CSELR->CSELR |= 2<<20;
                                           // Map channel 6 to USART1 TX
  DMA2_Channel6->CCR |= DMA_CCR EN;
                                           // Enable DMA channel
}
```

Example 22-8. Configure DMA 2 channel 6 for UART 1 transmit




Figure 22-12. Sending three bytes via DMA.

```
void UART1_DMA_Receive (uint8_t *pBuffer, uint32_t size) {
  RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
                                           // Enable DMA2 clock
  DMA2 Channel7->CCR &= ~DMA CCR EN;
                                           // Disable DMA channel
  DMA2 Channel7->CCR &= ~DMA_CCR_MEM2MEM;// Disable memory to memory mode
  DMA2 Channel7->CCR &= ~DMA CCR PL:
                                          // Channel priority Level
  DMA2 Channel7->CCR |= DMA CCR PL 1;
                                           // Set DMA priority to high
  DMA2 Channel7->CCR &= ~DMA CCR PSIZE; // Peripheral data size 00 = 8 bits
  DMA2 Channel7->CCR &= ~DMA CCR MSIZE:
                                           // Memory data size: 00 = 8 bits
  DMA2 Channel7->CCR &= ~DMA CCR PINC;
                                           // Disable peripheral increment mode
  DMA2 Channel7->CCR |= DMA CCR MINC;
                                           // Enable memory increment mode
                                           // Disable circular mode
  DMA2 Channel7->CCR &= ~DMA CCR CIRC;
  DMA2_Channel7->CCR &= ~DMA_CCR_DIR;
                                           // Transfer direction: to memory
  DMA2_Channel7->CCR |= DMA_CCR_TCIE;
                                           // Transfer complete interrupt enable
  DMA2 Channel7->CCR &= ~DMA CCR HTIE;
                                           // Disable Half transfer interrupt
  DMA2_Channel7->CNDTR = size;
                                           // Number of data to transfer
  DMA2_Channel7->CPAR = (uint32_t)&(USART1->RDR); // Peripheral address
  DMA2 Channel7~>CMAR = (uint32 t) pBuffer;
                                                       // Receive buffer address
  DMA2_CSELR->CSELR &= ~DMA_CSELR_C6S; // See Table 19-2
 DMA2_CSELR->CSELR |= 2<<24;  // Map channel 7 to USART1_RX
DMA2_Channel7->CCR |= DMA_CCR_EN;  // Enable DMA channel
}
```

Example 22-9. Configure DMA 2 channel 7 for UART 1 receive

Comparing Figure 22-9 and Figure 22-12, we can see that DMA is more efficient than the interrupt approach. When DMA completes, a DMA interrupt request will be generated. The DMA interrupt handler can change the completion flag, as shown below.

```
volatile uint8_t TransmissionCompleteFlag = 0;

void DMA2_Channel7_IRQHandler(void) { // USART1_RX

if ( (DMA2->ISR & DMA_ISR_TCIF7) == DMA_ISR_TCIF7 ) {
    // Write 1 to clear the corresponding TCIF flag
    DMA2->IFCR |= DMA_IFCR_CTCIF7;
    TransmissionCompleteFlag = 1;
}

if ( (DMA2->ISR & DMA_ISR_HTIF7) == DMA_ISR_HTIF7 ) // half transfer
    DMA2->IFCR |= DMA_IFCR_CHTIF7;

if ( (DMA2->ISR & DMA_ISR_GIF7) == DMA_ISR_GIF7 ) // global interrupt
    DMA2->IFCR |= DMA_IFCR_CGIF7;

if ( (DMA2->ISR & DMA_ISR_TEIF7) == DMA_ISR_TEIF7 ) // transfer error
    DMA2->IFCR |= DMA_IFCR_CTEIF7;
}
```

Example 22-10. DMA interrupt handler