

C125

4.7uF 6.3V


C124

- 100uF 6.3V C128


0.47uF 16V C129


0.47uF 16V


REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:





TITLE:	BANK	_34_35				
Design:		DRAWING NO:				
CHECKED:						
STANDARDIZED:		VERSION:	SIZE:		SCALE:	SHEET:4 OF 10
RELEASED:		E-ELEME	NTS	·		































TITLE:						
IIILL.	FPGA_POWER					
		_				
		DRAWING NO:				
Design:						
CHECKED:						
STANDARDIZED:		VERSION:	SIZE:	SCALE:	SHEET:9 OF 10	
			A3			
RELEASED:			· NTO			
		E-ELEME	:NIS			











REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

TITLE:	POW	ER			
Design:		DRAWING NO:			
CHECKED:					
STANDARDIZED:		VERSION:	SIZE:	SCALE:	SHEET: 10OF 10
RELEASED:		E-ELEME	ENTS		