

Juyuan Zhao

Atlanta, GA 30332 | JZhao495@gatech.edu | (678)428-7457 | International Student

Objective

Motivated Computer Engineering student at Georgia Tech seeking an internship or research position in digital design, embedded systems, or software-hardware co-design, with 4.0 GPA, strong technical foundation in C, Java, Python, System Verilog, and VHDL, and hands-on experience with physical design, AR development, and data analysis.

Education

Georgia Institute of Technology | Atlanta, GA

Bachelor of Science in Electrical Engineering, GPA 4.00

August 2024 – Present

Expected Graduation, May 2027

Skills

Programming: C, Java, Python, RISC-V assembly, MATLAB, SystemVerilog, VHDL, Swift, Tcl

Software/OS: Quartus, Git, Cadence tools (IMC, Innovus, Virtuoso), Linux, Windows, macOS

Hardware: Oscilloscope, Logic Analyzer, FPGA

Certification: Cadence RTL-to-GDSII Flow Training **Language:** German (Intermediate), Mandarin (Native)

Experience

Georgia Institute of Technology | Atlanta, Georgia

Jan 2025 – Present

Teaching Assistant

- Conducted weekly recitation sessions and created comprehensive review materials to reinforce course content and support exam preparation.
- Held office hours to provide individualized academic support, addressing student questions and clarifying complex topics.
- Graded homework and exams with consistency and provided detailed feedback to enhance student understanding.

Projects

ARchitect | IOS Club at GT

Jan 2025 – Present

Senior Developer

- Developed an augmented reality furniture placement system using RealityKit and ARKit, enabling users to move, rotate, and combine furniture in real-world environments.
- Implemented functionality for users to interact with their AR projects.

Silicon Jackets

Mar. 2025 - Present

Physical Design Team Member

- Designed and verified a Greatest Common Divisor hardware module in SystemVerilog, performing functionality checks with Synopsys tools and layout optimization using the Cadence suite.
- Performing Design Rule Checking (DRC) on Caravel using Cadence Virtuoso, identifying and fixing layout errors to ensure compliance with updated Sky130 foundry rules.

Relevant Coursework

Data Structure and Algorithms, Intro-Signal Processing, VLSI and Advanced Digital Design