VHDL source code

```
BCD.vhd
                                                               Compilation Report - BCD
 LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
 5
      ENTITY BCD IS
      6
 89
      □ARCHITECTURE BEHAVIOAL OF BCD IS
Lsignal temp1, temp2: STD_LOGIC_VECTOR(0 to 3); -- count 0 to 10
□BEGIN
10
11
12
13
14
15
16
17
       □PROCESS(clk, clear)
        BEGIN
      ☐IF (clear = '0') THEN
temp1 <= "0000";
temp2 <= "0000";
18
19
20
21
22
23
      | DELSIF (clk'EVENT AND clk='1') THEN | temp1 <= temp1 + '1'; | Temp1 = "1001") THEN | temp1 <= "0000"; | temp2 <= temp2 + 1; | F(temp2 = "1010") THEN | temp2 <= "0000"; | END IF; | END IF; | END IF; | END PROCESS;
24
25
26
27
28
29
30
31
32
33
34
35
36
37
             END BEHAVIOAL;
38
```

• Simulation result

