






IEE-224 PROJECT



GROUP MEMBERS











K. Yashaswini	22B3911
Pyla Ramya	22B1305
Lokesh Chandra	22B3906
Krishna Kant Naik	22B3934

② SUB (0010)



③ MUL (0011)






⑨ LLI (1001)



(S₁) → (S₇)

RA = 00000000 Im9

⑩ LW (Load)




(S₁) → (S₈) → (S₃) → (S₉)




⑪ SW (store)






(S₁) → (S₈) → (S₃) → (S₁₀)








12) BEQ






S₃ (subtraction and modifies the zero flag)



13) JAL




JLR



PC → P

STATE TRANSITION DIAGRAM:



CONNECTIONS

* to RFA₁ and RFA₂

IR₉₋₁₁ → RFA₁

IR₆₋₈ → RFA₂

* to RFA₃

IR₃₋₅ → RFA₃ 00

IR₆₋₈ → RFA₃ 01

IR₉₋₁₁ → RFA₃ 10

* to RF-D3

T3 → RF-D3 00

IR₀₋₈ → DE → RF-D3 01

Memory_data → RF-D3 10

PC → RF-D3 11

* to PC

ALU-C → PC 0

RF-D2 → PC 1

* to T1

RF-D1 → T1 0

RF-D2 → T1 1

* to T2

RF-D2 → T2 0

IR₀₋₅ → SE₆ → T2 1

* to T3

ALU-C → T3

* to ALU-A

PC → ALU-A 0

T1 → ALU-A 1

* to ALU-B

T2 → ALU-B

+2 → ALU-B

-2 → ALU-B

IR₀₋₈ → SE₉ → shift → ALU-B

IR₀₋₅ → SE₆ → shift → ALU-B } 10

* Memory-Address

T3 → Mem_Add 0

PC → Mem_Add 1


* Memory_data

RF-D1 → Memory_data

* Shift

SE₉ → shift 0

SE₆ → shift 1



	R_Mem	W_Mem	W_PC	W_IR	W_RF	RF_A3	RF_D3	PC	T1	T2	ALU-A	ALU-B	Mem_Add	Shift
S1	1	0	1	1	0	xx	xx	0	x	x	0	00	x	x
S2	0	0	0	0	0	xx	xx	x	0	0	x	xx	x	x
S3	0	0	0	0	0	xx	xx	x	x	x	1	11	x	x
S4	0	0	0	0	1	00	00	x	x	x	x	xx	x	x
S5	0	0	0	0	0	xx	xx	x	0	1	x	xx	x	x
S6	0	0	0	0	1	01	00	x	x	x	x	xx	x	x
S7	0	0	0	0	1	10	01	x	x	x	x	xx	x	x
S8	0	0	0	0	0	xx	xx	x	1	1	x	xx	x	x
S9	1	0	0	0	1	10	10	x	x	x	x	xx	0	x
S10	0	1	0	0	0	xx	xx	x	x	x	x	xx	0	x
S11	0	0	1	0	0	xx	xx	0	x	0	x	10	x	1
S12	0	0	1	0	0	xx	xx	0	x	x	0	01	x	x
S13	0	0	1	0	0	xx	xx	0	x	x	0	10	x	0
S14	0	0	1	0	0	xx	xx	0	x	x	0	01	x	x
S15	0	0	0	0	1	10	11	x	x	x	x	xx	x	x
S16	0	0	1	0	0	xx	xx	1	x	x	x	xx	x	x