AR	FINFET (14 mm) STUT OFF DATE:
	Verilog one shot:
	Size, fabrication, manual design, CAD, lower power design
	standaring design flow increase performance
	parting orally
verilegy	CAD: - HDL based I/P -> O/P (more detailed)
VADL	Behaviorial -> Register Transfer -> Grate -> Transfer level
11-8	
	Behavioral 15 -> Data Path -> Logic -> Physical -> manifestring > chie
Are for the	Flowgraph Bus/Ray Gate/notist townsists FPG
**	Nothist: Directed graph Deligation others
5	
*	Adder Gate - Gransistor formal voisition Testability analysis
writing ;	early bit tough
0	
pork	Behavioral Description of digital system = modules
alumini width	
grigin (0,35	Synthesis - ASIC, FRGA (Ewy)
-	8 = MD Phagrammable Hade
(Processor Union)	ASIC - High Penformance, optimized, expensive
المؤلفات و	FPGA - Fast Twingrand Time, less performance
C: Lomation	DUT - Design under Test stimulus -> response (manitor)
	initial -> executes only once & monitor -> prints only whon very
Test bench	begin & monitor () finish , end. Stime system trustion give
77	1 1 1 1 2 2 4 1 C 1
1	up mysim gf kou and example ved
Page 11	COCO Zo Celli
пистативи	boje celle, routing channels FPGA Scook up take blocks
	(Design entry - Implementation -> Downland)
	Greneric marks (Indusated)
	Gate Array Customization
	Chips much low level, Cheaper
	election to the like and
	A distribution of the control of the

>small > high z supply > strong > pull > Louge > PAGE NO : DATE : ASIC -> Full Custom (memory cell/chip) Widely used Is Standard Cell for logic chip design, compromise canbe "stick diagram" (noud, Channels, Through cells) done: standard cell - Double path cell - PLAS Standard Cell Full curton Programmable logic Arrays DOP Menny Clayout 00 700; Processor (Not much compact) Default value of net = Z * assign statement => behavioural description wire = toi YEC - trand, work supply supply assign it = abb; Unknown "x" state Inet, wine & 5 Register/ net A Popult volve of seg = x Continuously deriver Synthesis it took try to determine the size of wing data flow analysis seg data-type = = = = 314.159 e-2 = 314.159 x10 Loize > Lbase > Knumber> reg (31:0) register bank (15:0); Eq. H. 6010) Chambel transports Usiged minutes, 32 bits conjudar 1/ 16-132 bite since register_bank(5]; STA THE METER MOUNT if ctrl=1, out=111 if ctal= 0, out = in Parameter: -=0,0 wt = 2 parameter 11=25, 10=5; =1, out = Z bufito but the House GATES Used: -NOT (Signal value is Hourd) Buffer notià1 the by notifo timescale < reference_time_unit > / < time_precision > d, md, Md, nd, ps (measure of time) (1,10 09 100) Specify connectivity? if Positional association (Same order) example DUT (X1, X2, X3, X4, X5, X6, OUT) Explicit association (arbitrary order) example DUT (.OUT (Y) . xt(A) .x2(B) · X3(c), · X4(D);

Operator Preceden to switer DATE: (storage cell) Reduction operators: (unary) Eg: Whe (3',0) x; />> right shift 1/2 >>> asothernetic sight diff Single bit Cassign y= &x: cc shift left *2 * {n{mi}} * Concadenation operator: Eq: axign f= {2'b10,3{2'b01} assign + = {a, b 3; if a is 3 bit, bis 4 bit vector f= 100101X of becomes 7 bits vector Behaviorial (Fasy) XFC 0 0=101 X 10 b= 1010 Modelling 3 > Stouctural Exactly a===b => false equal ++ nardware implementation is viegocan be Horage cell/wine] Description obyles Dota (Down (assignment statements) (Continuous assignment) (Continual or > Behavioral (Using procedural statements similar to High level program) Ly Non-blocking Eg. B MUX: -(Ctd):(cd) module generate_Mux (data, sel, out) sic [7] input (15:0) data; input (3:0) sel; " output out; 16 of 2x1 MUX assign out = data (sel); End module alice and Conditional greater of assign out = set ? a: b; (assign out [sel] = in; Not cont index on LMS > Decoder @ assign 0 = En ? D: 0; Latch is guerated

oreg - seg not -> comb inhal begin at the Os(all) sequential statements PAGE NO : DATE: Behavioural / Procedural * output sug [7:0] data blocks clock = 0 neg clock; inital clock Always Initial B always (@ (evert_appression) is required for both sequential scomb, ckt. **(** one statement => begin end not required. Treats all (z) values in case attornatives as don't cares H J-XXX Casex: Treates all 'x' & 'z' values in case intern as don't cara repeat < expression > of times Sequential statement. sequential statement delay needs to specified if not poledge: 30/x,23 -> 1, 10 to {x,2} time will negedge: {1/x,23 ->0, 1+0 {x,23 Eq: forevor #5 @ (a, b, c) = @ (a or b or c) Blocking VS Non blocking procedural assignment statemonts LHS = RHS BURP LHS = RHS Concurrently [21: 05] mus Eg: integer a,b,c b = a+5 initial c <= a-b a=10; b=20; c=15) a=b+c; 11a=35 b=a+5; // b=40 c=a-b;//c=-5

431	00 Lachure	test Bench withe 5 Flip Flops will be
	20 lecture	held test Burch withe Strip Floor will be grown PAGENQ:
	Mass	DATE: 2 State louis
		\$ display -> prints inval
لسا	7:+6	Test bench: - Conly for simulation) to display -> prior invadion
-	MIN	Initial procedural black, DUT, print values /see many
		module example module teatbeach;
•		(A,B,C,D,EE,Y); My A,B,C,D,E,F > WIACY;
		emple A,B,C,D,E,F,Y);
		output ?; himselful initial
		beginned in the
3000		mand #10-G1 (t1, A, B) you \$movitor (5-time, "A = 16,8)
		and #2 G12 (de, C, +BD); C=1, b, p=1, b, Y=1, b"
		non #1 G3 (+3, E, F); A, B, C, D, Y);
		nand #1 64 (Y, +1,+2,+3); #5 A =1, B=0; C=0
•	÷/* '.'	end module 1 = 1,0=1; 6=0; C=1; D=1; 6=0
		* Inputo -> : regia : voil 122 of 17 1 6# 5 5 & finish juli se ?
	-110	output -> wine me 15/50 3 of 1, and 50 /11 / 25/2000
	\$ display, }	manitor, & dumpile, &dump vaors, entinodule
		\$ dumpfile (< .vcd>); [Value charge dump]
1	, 6. ,	dumprous level = (all variables in amodule) side of
7	J. 6.	dumprous level = 1 (only listed variables, dumpall (all)
1	Aladietta	(dumplimit (filesize);
0		& grandom (< seed>) seed is optional and in cused to ensure flat
(Comment)		
ACT LIBERTY SA		same sequence of random numbers are generated each time the test is no
Total Control		F.3M: - (State table, state transition diagram)
1	•	mest of the practical circuits are sequential in nature.
		Marie Son of Sent Constant was supplied in notice.
		variation of FSM: ASM (Algorithmic State Machine Chart).
1		
1	,	Deterministic FSM can be mathematically defined as a 5-typle
-		Z,T, (Z,T,S,So,8, W) S-> set of States (finite)
-		Inputs a La output 80-> initial state
	medy	w: 3x ∑ → T & State transition funding
	moore	w: s > T w> output function

lacture	module fulladdly (8, cont, a,b,cin); function sum;
29 lecture	input a,b, cin; input x14,2;
///	output & cout; begin PAGE NO:
	output &, cout; ousign 8 = sum (a, b, cin); end DATE: 2;
(3)	PI > Next Hate Ins F/F PS Sequence
	PS - logic Detator "0110"
	Che Charles (Moore model)
harm His	RI - Output o
	pps legic > Z
War and Pill	All of other day in the state of the state o
4	Serial Adder:
i	00/0 more than 1
0/1	Carry = 0 11/0 (Carry =)
	Cavry = 0 (Cavry =) 10/0 More general
	10/1
Reset	inout proble
The fortune to	>Bidirectional
	DATA PATH and Controller Design
9)	Functional Units FSM, agreerates control signals to the
	Computations (blockstational) data path in proper sequence (non-blocking
	PIPO giegister
	Calleton is
	Synthesizable veritor:
	No use of delay :
	No feedback in comby. ckt Continuous assignments + Functions
	Lymay turn in legy. ckt Behavioural State
	output for all cases (if, switch, etc.) * Interconnected modules using one/
27.436	No use of fook join, wait, more of above mentioned module
	no use of fork join, wait, more of above mentioned modules disable local release.
	Variables in loop control not supported
	T HALTED (S)
	III TAKEN_BRANCH EX
]	THE INCH CA
	Set less Tron-3LT
	The source of th
	The second of th
77	

MIRS ->	Example of RISC (Ro, RI, Re, R3 each 32 bits	1
, , , , ,	4 words PAGE NO:	
law level module	= leaf level	3/1/
	a on (1 the] memory (index)	
-		
7 3 ¹ 4 ² √	Assay of registers each 8 bits	
i dira	medule memory market	
	sug [7:0] mem[0:1023]; 1024 index to access word	
	endmobile	
*	S read memb (bin) module ram (addr, data, clk, rid, vierce)	
* *	Snootmomb (heradecimal); input (9:00 addity	
(D)	input Ad, Wh, Cs, Cle	
	RAM Sdata is wine now data: (7:0) data	_
1 37 336		- Or
chip Helect	neg (7:0) dont;	
	assign data = ((s deland)? d. out. 8'b)	×
(4	alle alle malleny (posedge clk)	
5/	if (cs & wer ke 1 ad)	
	* Rom mem Cadda] = data;	
0 2 5 2 1133	8 locations always @ (pessedge clk)	
	each 8 bits if (es as nd bit! was)	
ν¢c '	now doud = mem (addr);	
At c	endmadule meter la service	
la (d) a a d)	Traistate buffer memory master slave	
data bus	read 2 phase clarky	
yata , A., y	Non-linear Catches	
24 . ₁	Register bank:- Pipelining:-	
	[Ro] Instruction execution	
-	(R) Uses: A Assistmentic Computation	
Reg _	R2 memory access	
addic	Ry Brown 1830 C	
	L-751-1-152-1-153	
•	supports concurrent access 1 1 1	
	D) HALL MACOLLA 's CONTROL AS L?	
	Doto Structure Reservation table!!!	
	Time deal	

KEC speedup & efficiency: -T > typew+jitter + typic+setup By later Tm = max(ti} PAGE NO : Tratde = T f== DATE : de - lotch delay · TK= [(K-1)+N]T to - time delay of stages · TI = NKT T => Time period of pipeline SK = TI NK (clock period) [Kstages] © 256×8 ** NOD, SAK menory. · Ex = Sk: N Hx = N N

K K+N-1 TK (N+N-1) TO make it Pipeline 12 Pipeline Thurque Compactible Switches Gode |-> Ideal (zero_2) - Resistive (finite Low_2) Dagin mes n Mos out Hillmin 1 to ema: voltage degradation is avoided pullup(x) * pull down (x) ⇒ have lower signal strength due to resistance Floring this comme Bidirectional switches:-Control -out - org tran tranifi tranto Mux rusing Bidirectional tran? switches: - MUX/DEMUX than if o tranif0 -out - يد Harrit tranif!

Rand {	(5) Source Reg 1 Register Destination (86) Register Data Register Register
	Source Reg 2 Bank Register Data 321 Date:
Read S	Register Data
	Pipeline Implementation: [look up Table > 5 RAM]
•	RISC -MIPS 32 - large number of registers (32 bit processor
•	RO to RI (GPRS)
(A)	Ro contains constant O Flood addressable
,	ADD R1, R2, R3 /1 R1= R2+R3
1	ADDE RI, RZ, 25 1 CLB-Configurable Logic Block
- Jun in	Instruction (ading (R, I, I) (Register, Immediate, Jump)
iq	K-type:-
	31 2625 2120 1615 1110 65
3441	opcode es est end shant funct additional function
	Shift amount
üq	I-type: " dest con
	31 2625 2120 1615
	lopcode sis sit Immediate data
	&1 d 1.6 bit immediate data
üiq	J-Hypers such & (x) maybelling & (c)quilling &
220	31 m v26 25 - O . N. Lyching
	operade Immediate chata
	26 bit Immediate data ALU Memory (load)
	IR < MEM [PC]. (ALU)
	IR < MEM[PC]; (ALU)
	NPCE PC+1:
	Margards in Pipeline:
Server	, structural (one copy of data -> 2 are thing to fetch)
b(Data ADD R1, R2, R3 (W R10, 75 (R3)
	SUB RS, RI, R31 ADD RIZ, RIO, R6
	IF ID EX MEM (AB)
	If IDID
cq	Control Mazards (Branch instructions)
	Coultries Living Durans, well virginas

	0011
	10110
	OI OI
and the second second	DATE:
	- 460) · 400 3 /1-1-10 ·
areas among the same and the sa	[3:0] Men (6:1 MUX using, 4:1 MUX
	C7:47/M 107 10 100 100 100 100 100 100 100 100
4	(ii:8 M2) +C: MY
,	[15:12] M3 +(3) 53 52
	10 10 51, 50 10 10 10 10 10 10 10 10 10 10 10 10 10
	ASSIGNMENTS:-
,	Table (FPGA, Full Custom, Semi Custom, Grated Array)
- "	Full custom > Semicustom > Grate Array > FPGIA
	* Decreasing order of speed*
	as assets in the Morry in the wife of
9	Design, Behaviourd, Data Poth, Logic, Physical,
	Manufacturing, Chip/Board
	6.20090
•	No of distinct functions 2 (2 n) for n variables
•	If size of value is not explicitly mentioned, it
	will be 32 bits (Constant)
•	b^x = x , y = y >>1 (y = 2435) will be
2, 9 Cope 9 2	halved everytime
•	Produral black, only register type variable on
(3	be suled in LMS and lotted start
•	assign a=b+c; a should be net (continuous driven)
•	always @ (posedge clock)
Fr. K. VIV	begin 91111
	() y = n; 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	2=4,
	end
13.	Non-blocking 3 -> 2 bit shift register
	Primitives:
7	can be used to apecify comb, . ckt with single
->	Can be used to socilly FSM with only one state
	Can be used to specify FSM with only one state variable.

shoont -	rants 16 8421 A B 1017M Load
	Func PAGE NO: DATE:
	Z DIXZ LHXZ
•	Grenerale block!-
	Multiple ropies of code blocks are generated
	dynamically before simulation (synthesis.
	can be used to instartiate multiple copies of
	Some module.
	> Must be used along with some variable of type
	"genvar" 27 22 22 1 1 1 1 1
1174	the books of making the set almost and have been been a set to
•	state charges are couried out inside an "always"
	black triggered by clack.
	Control signals are generated in an "always" block
	blocking assignments. Source and the land
NVIP	OPCODES:)
MEC	R(S) In (19) 2 construction Division to man
000000	
000001	SUB 001000 LM 010000 J
00 0 010	
000011	1
000100	SOBI ODIOGO I DINO INCORPORATION
101000	SCHOOL SCHOOL SCHOOL SCHOOL
irmi	51 Ca 2 2 3 40052 (hex)
	· · · · · · · · · · · · · · · · · · ·
	QUI GEOZ REJ Label
0000	ALU: codes (4 bits) 001110 11001-00000 YYYYY-YY
0001	ADD Arithmetic = 3620-4444 (hex)
0010	SUB (Select)
0011	MUL logical SELA (Shift)
0100	1000 NEGA
0101	SELB 1001 NEGB
72 57	AND. 1010, SRA
0110	OR IOII SLA
0111	XOR
	· · · · · · · · · · · · · · · · · · ·