


PE

(MOS (22 nm)
FinFET (14 nm)
Quantum




PAGE NO :
DATE :

Verilog One shot:-


Size, fabrication, manual design, CAD, lower power design, standardizing design flow, increase performance

Verilog
VHDL

CAD :- HDL based I/P → O/P (more detailed)
Behavioral → Register Transfer → Gate → Transistor level



Netlist: Directed graph




- Design flow other steps
- Simulation
 - Formal verification
 - Testability analysis

Writing :-

easy Behavioral bit tough structural

port
aluminum width = 1
origin (0,35)



Description of digital system = modules

Instantiation ⇒ create a copy/high

Synthesis - ASIC, FPGA (Easy)
↓
Programmable Hardware

(Process Chip)

ASIC - High Performance, Optimised, expensive

FPGA - Fast Turnaround Time, less performance

Simulation

DUT - Design under Test stimulus → response (monitor)

initial → executes only once \$monitor → prints only when vary

Test bench

begin \$monitor (), \$finish, end. \$time system function gives current simulation time

>> ivcilog -o mysim example.v example-test.v

>> vvp mysim gtkwave example.vcd

Programmable logic cells, routing channels

Entirely by user

FPGA 10 Cells
look up-table blocks

Design flow

(Design entry → Implementation → Download)

Generic masks (Indipndent)

Gate Array
Chip

Customization
much low-level, cheaper


supply > strong > pull > large > weak > medium > small > high \approx
 (S) (S) (S)
 rising storage

PAGE NO.:

DATE:

ASIC \rightarrow Full Custom (memory cell/chip)

Widely used \rightarrow Standard Cell
 "stick diagram" (rows, channels, Through cells)



for logic chip design, compromise can be done: standard cell - data path cell - PLAs

Programmable logic Arrays

Memory (layout 00)

Processor (Not much compact)

* assign statement \Rightarrow behavioural description

** Default value of net = Z

wire \approx tri

KFC

assign : t1 = a & b;

load, work, supply 0, supply 1

Unknown 'x' state

(net, wire) \rightarrow Register/net

** Default value of reg = X

Synthesis tool try to determine the size of, using data flow analysis

reg
integer
real
time

* Reg data type

Eg: real $\pi = 314.159e-2 = 314.159 \times 10^{-2}$

<size> <base> <number>

Eg: 4'b0101

Eg: 25 // signed number, 32 bits

KFC

reg [31:0] register_bank [15:0];


16 - 32 bit

register_bank[5];

* Parameter:-

constant with
given name

parameter H1=25, L0=5;



GATES used:-

NOT



buffer



(Signal value is stored)



notif1



notif0

'timescale <reference-time-unit> / <time-precision>

(measure of time)

(1, 10 or 100) μ s, ms, μ s, ns, ps



Q) Specify connectivity?

if Positional association (Same order)

Example DUT (X1, X2, X3, X4, X5, X6, out);

if Explicit association (arbitrary order)

Example DUT (.OUT(Y), *t(A), *x2(B), *X3(C), *x4(D);



PAGE NO: _____

DATE: _____

latch generated
(storage cell)

* Reduction operators: (unary)


multiple bit



Eg: wire (3:0) x;

wire y;

Single bit [assign y = &x;]



>> right shift /2
>>> arithmetic right shift
<< shift left *2

* Concatenation operator:

* {n}{m}?

assign f = {a,b};

Eg: assign f = {2'b10, 3'b010};

if a is 3 bit, b is 4 bit vector

f = 1001010

f becomes 7 bits vector

KFC

a = 101X, b = 1010

a == b => true

a == b => false

Modelling

Behavioral (Easy)

Structural

hardware implementation

Exactly equal to

{ reg can be storage cell/wire }

Description styles

assign, static

→ Data flow (assignment statements) (Continuous assignment) (Combinational or)

→ Behavioral (Using procedural statements similar to High level program)

→ Blocking

→ Non-blocking

Eg: MUX:-

⊙ assign f = (a == 0) ? (c+d) : (c-d)

module generate_mux (data, sel, out);

input [15:0] data;


input [3:0] sel;

output out;

assign out = data[sel];

end module

// assign out = sel ? a : b;



16 of 2x1 MUX

Non constant index in RHS

Conditional operator generates mux

⊙ assign out[sel] = in;

not const index on LHS => Decoder

⊙ assign Q = En ? D : 0;

Latch is generated

initial
begin
end

reg → reg
comb → comb

not → comb

at $t = 0$ (all) blocks

Sequential statements

PAGE NO :

DATE :

Behavioural / Procedural blocks

Initial

Always

* output reg [7:0] data;

+ reg clock = 0; instead of reg clock; initial clock = 0;

① always @ (event-expression) is required for both sequential & comb, clk

② one statement ⇒ begin...end not required.

③ casez : Treats all 'z' values in case alternatives as don't cares.

④ casex : Treats all 'x' & 'z' values in case item as don't care

1. xxx
x 1. xx
x x 1 x
x x x

for fixed no of times

repeat < expression >

forever

Sequential statement;

Sequential statement;

delay needs to specified if not

posedge : {0, x, z} → 1, 0 to {x, z} time will never advance time

negedge : {1, x, z} → 0, 1 to {x, z} Eg: forever #5 clk = ~clk;

* @ (a, b, c) = @ (a or b or c)

combinational

→ sync reg

Blocking v/s Non blocking

procedural assignment statements

comb

net → block (volleyball)

LHS = RHS

LHS ← RHS *Swapping 2 numbers*

reg net, reg.

[statements execute concurrently]

sum[15]
sum[20:15]

a ← b + c 35

b ← a + 5 15

c ← a - b -10

Eg: integer a, b, c

initial

begin


a = 10; b = 20; c = 15;

a = b + c; // a = 35

b = a + 5; // b = 40

c = a - b; // c = -5

end



notion

Test bench: (Only for simulation)

\$display → prints immediately

Initial procedural block, DUT, print values / see waveforms

Eg: module example

(A, B, C, D, E, F, Y);

input A, B, C, D, E, F;

output Y;

wire t1, t2, t3, Y;

and #1 G1 (t1, A, B);

and #2 G2 (t2, C, t1, D);

and #1 G3 (t3, E, F);

and #1 G4 (Y, t1, t2, t3);

endmodule

Input → reg

output → wire

module testbench;

reg A, B, C, D, E, F; wire Y;

example DUT (A, B, C, D, E, F, Y);

initial

begin

\$monitor (\$time, "A = %b, B = %b, C = %b, D = %b, E = %b, F = %b, Y = %b",

A, B, C, D, E, F, Y);

#5 A = 1; B = 0; C = 0;

#5 A = 0; B = 0; C = 1; D = 1; E = 0;

#5 \$finish;

end

\$display, \$monitor, \$dumpfile, \$dumpvars, endmodule

#5 \$finish, \$dumpfile (< .vcd >); [Value change dump]

dumpvars level = 0 (all variables in module)

dumpvars level = 1 (only listed variables, dumpall (all))

\$dumplimit (filesize);

\$random (<seed>) seed is optional and is used to ensure that same sequence of random numbers are generated each time the test is run

FSM: (state table, state transition diagram)

- most of the practical circuits are sequential in nature.
- Variation of FSM: ASM (Algorithmic State Machine chart).

- Deterministic FSM can be mathematically defined as a 5-tuple

$(\Sigma, T, S, S_0, \delta, \omega)$

Inputs \leftarrow \rightarrow output

$S \rightarrow$ set of states (finite)

$S_0 \rightarrow$ initial state

$\delta \rightarrow$ state transition function

$\omega \rightarrow$ output function

mealy

moore

$\omega: S \times \Sigma \rightarrow T$

$\omega: S \rightarrow T$

29 lecture watch

```

module fulladder (s, cout, a, b, cin);
    input a, b, cin;
    output s, cout;
    assign s = sum (a, b, cin);
endmodule


```

```


function sum;
    input x, y, z;
begin
    sum = x + y + z;
end

```

PAGE NO:
 DATE:
 sum = x + y + z;



Sequence detector "0110" (Moore model)



Task can give more than 1 output
more general

inout variable
→ Bidirectional

DATA PATH and Controller Design

Functional Units

FSM, generates control signals to the

Computations (block diagram) data path in proper sequence (non-blocking)

- PIPO register

Synthesizable Verilog:-

- NO use of delay
- NO feedback in comb. ckt
→ may turn in seq. ckt
- output for all cases (if, switch, etc.)
- NO use of fork...join, wait, disable, force...release
- Variables in loop control not supported

- * Netlist
- * UDP (User defined primitive)
- * Continuous assignments
- * Functions
- * Behavioural State
- * Interconnected modules using one/more of above mentioned modules styles

- [1] HALTED (NB)
- [1] TAKEN_BRANCH (EX)

Set Less Than - SLT

MIPS → Example of RISC

4x32
R0, R1, R2, R3 each 32 bits
4 words

PAGE NO: _____
DATE: _____

low level module = leaf level module

Modelling Memory:-

Array of registers

module memory_model (.....)

each 8 bits

reg [7:0] mem [0:1023];

1024 index to access word

endmodule

* \$readmemb (bin)


module ram1 (addr, data, clk, rd, wr, cs)

* \$readmemb (hexadecimal)

input [9:0] addr;

input rd, wr, cs, clk;

(1)




wr (input) data [7:0] data;

reg [7:0] mem [1023:0];

reg [7:0] dout;

assign data = (cs & rd) ? dout : 8'b0;

(2)



always @ (posedge clk)

if (cs & wr & !rd)

mem[addr] = data;


always @ (posedge clk)

if (cs & rd & !wr)

dout = mem[addr];

endmodule


KFC TO avoid input



Linear
Non-linear


master/slave
2phase clock/
Latches

Register bank:-



Pipelining:-

- * Instruction execution
- * Arithmetic computation
- * memory access




- Supports concurrent access

Latch (MS FF)

How processing is carried out?

Data Structure

Reservation Table !!!



KFC
34 lecture
Watch

speedup & efficiency:-
 $T_m = \max\{t_i\}$
 $T_{m+dc} = T \quad f = \frac{1}{T}$

$$T \geq t_{\text{setup}} + t_{\text{jitter}} + t_{\text{logic}} + t_{\text{setup}}$$

PAGE NO: _____
 DATE: _____

$d_L \rightarrow$ latch delay

$t_i \rightarrow$ time delay of stages

$T \Rightarrow$ Time period of pipeline
 (clock period)

$$T_k = [(K-1) + N] T$$


$$T_1 = NKT$$

$$S_k = \frac{T_1}{T_k} = \frac{NK}{K+N-1}$$

$N \rightarrow \infty, S \rightarrow K$

words
 256 x 8

K stages



to make it compatible


$$E_k = \frac{S_k}{K} = \frac{N}{K+N-1} \quad H_k = \frac{N}{T_k} = \frac{N}{(K+N-1)T}$$

Pipeline η

Pipeline Throughput

only simulation
 No synthesis

switch level circuit comprises of netlist of MOS transistors
 \rightarrow nMOS, pMOS





switches




\rightarrow Ideal (zero Ω)

\rightarrow Resistive (finite low Ω)


KFC. CMOS: voltage degradation is avoided




Bidirectional switches:-



4x1 MUX using Bidirectional 'tran' switches:- MUX/DEMUX





Pipeline Implementation:

Look Up Table \rightarrow SRAM

- RISC - MIPS32 - large number of registers (32 bit processors)

(*) R0 to R31 (GPRs)


(*) R0 contains constant 0 (*) word addressable

ADD R1, R2, R3 // $R1 = R2 + R3$


ADDI R1, R2, 25 CLB - Configurable Logic Block

Instruction Coding (R, I, J) (Register, Immediate, Jump)


i) R-type:-



ii) I-type:-



iii) J-type:-



MIPS32 Instruction Cycle: IF, ID, Ex, MEM, WB (Write Back)

IR \leftarrow MEM[PC];

NPC \leftarrow PC + 1;

Hazards in Pipeline:-

a) Structural (one copy of data \rightarrow 2 are trying to fetch)

b) Data
ADD R1, R2, R3 LW R10, 25(R3)
SUB R5, R1, R3 ADD R12, R10, R6

IF ID EX MEM (WB)

IF ID \rightarrow ID


c) Control Hazards (Branch instructions)

0011
 ^ 0110

 0101

PAGE NO :

DATE :



16:1 MUX using 4:1 MUX

ASSIGNMENTS:-

- Table (FPGA, Full Custom, Semi Custom, Gated Array)
 Full custom > Semicustom > Gate Array > FPGA
 * Decreasing order of speed *

- Design, Behavioural, Data Path, Logic, Physical, Manufacturing, Chip/Board

- No of distinct functions $2^{(2^n)}$ for n variables
- If size of value is not explicitly mentioned, it will be 32 bits (constant)
- $b^n = x$ • $y = y \gg 1$ ($y = 2435$) will be halved everytime

- Procedural block, only register type variable can be used in LHS
- assign $a = b + c$; a should be not (continuous driven)
- always @ (posedge clock)

begin

$y = x$;

$z = y$;

end

$\text{D} \rightarrow \text{D}$
 $\text{D} \rightarrow \text{D}$

2 D-Flipflops

will be generated

Non-blocking ? \Rightarrow 2 bit shift register

- Primitives:


- \rightarrow can be used to specify comb. ckt with single output.
- \rightarrow Can be used to specify FSM with only one state variable.

shamt → amt\$

16 8421

101 → M

Load
1000



PAGE NO :

DATE :

01xz LHXZ

Generate block:-

- Multiple copies of code blocks are generated dynamically before simulation/synthesis.
- Can be used to instantiate multiple copies of some module.
- Must be used along with some variable of type "genvar".

- State changes are carried out inside an "always" block triggered by clock.
- Control signals are generated in an "always" block using blocking assignments.

VVIP
KFC

OPCODES :

R(5)

I(14)

J

000000	ADD	001000	LW	010000	J
000001	SUB	001001	SW		
000010	AND	001010	ADDI	010000	J
000011	OR	001011	SUBI	010000	J
000100	SLT	001100	SLTI	010000	J
000101	MUL	001101	BNEQZ	21340052 (hex)	
111111	HLT	001110	BEQZ		

ALU : codes (4 bits)

0) BEQZ R25, Label

001110 11001 00000 YYYYYY

0000	ADD	Arithmetic	
0001	SUB	Select	
0010	MUL	Logical	
0011	SELA	Shift	
0100	SELB		1000 NEGA
0101	AND		1001 NEGB
0110	OR		1010 SRA
0111	XOR		1011 SLA