

INPUT PROTECTION & DC BLOCK




DIAMOND BUFFER (thermal pairs Q3+Q5 and Q4+Q6, flat faces glued)




7-POLE LOW-PASS FILTER (L1-L3 VNA-selected to +/-3 %)




OUTPUT PORTS



COMPLEMENTARY GAIN STAGE - BUILD A (RE1/RE2 56, RF 220, RL 220)



POWER SUPPLY 13.8 V -> +9.8 V (VCC)




TEST POINTS & MOUNTING

Rev B build A prototype. Net names = sim/scripts/gen.py node names (SimName field = simulation element).
Electrical simulation status: see docs/review2-response.md (simulated, not measured).
Layout additions vs simulation: C19, C24, C25, C26 extra 100 nF bypass on VCC (ideal rail in simulation);
J1 panel BNC wired by RG-316 pigtail; J6 panel DC jack wired; MH1 bonds GDT1 ground to the chassis.



PWR_FLAG markers (ERC)



Simulated design; hardware unmeasured
4-port, through-hole, 2-layer, Hammond 1590C
K2AAM

Sheet: /
File: hfmc.kicad_sch

Title: HF Receive Multicoupler Rev B - Build A prototype

Size: A2	Date: 2026-11-05	**Rev: B-proto1**
KiCad E.D.A. kicad-cli 7.0.11+dfsg-1build4		Id: 1/1