# EEE102-02 Lab 4 Report:

# **Arithmetic Logic Unit**

Kaan Ermertcan - 22202823

23.10.2023

## **Purpose:**

In this lab, we will design an arithmetic logic unit with VHDL and implement it on a Basys 3 board. We will use switches as inputs and LEDs as outputs. The ALU has at least 8 functions, including addition and subtraction.

### **Design Specifications:**

I wanted to design an 8-bit ALU with 16 functions. (Which is more than necessary for this lab.) All 16 switches on Basys3 are used as the two 8-bit inputs, and 5 push-buttons are used for operation selection. 8 LEDs are used as the output and 1 LED is used as an overflow indicator for addition/subtraction module. Overflow indicator lights up when overflow has happened. All switches and LEDs are interpreted as: Switch - Down:0/Up:1, LED – Illuminated:1/OFF:0




Figure 1.1: Inputs and outputs.

For operations requiring a single input, only the Input a is taken as the operand. To select the operation All 0, 1 and 2 combinations of the buttons are mapped to an operation. To activate the operation, all buttons in the combination must be held in pressed position. The following button mapping is used for

operation selection. Remaining button combinations results in output 00000000. All implemented operations are also listed below.

Button combination for activation	Buttons vector (BTNL, BTNC, BTNR, BTNU, BTND)	Operation
BTNC	01000	Signed Addition
BTNR	00100	Signed Subtraction
BTNU	00010	Signed Increment
BTND	00001	Signed Decrement
BTNL	10000	Negate
None	00000	Passthrough
BTNL and BTNU	10010	Logical Left Bit Shift
BTNR and BTNU	00110	Logical Right Bit Shift
BTNL and BTND	10001	Arithmetic Left Bit Shift
BTNR and BTND	00101	Arithmetic Right Bit Shift
BTNL and BTNC	11000	Rotate Left Bit Shift
BTNC and BTNR	01100	Rotate Right Bit Shift
BTNL and BTNR	10100	One's Complement
BTNU and BTND	00011	Bitwise AND
BTNC and BTNU	01010	Bitwise OR
BTNC and BTND	01001	Bitwise XOR

Table 1.1: Operation list and selection.

# Methodology:

The design is implemented in Vivado in a modular structure using components. The module structure tree of the design design can be written as:

#### Top module (main.vhd)

- Arithmetic Operations (adder\_8bit.vhd)
  - One's Complement (ones\_complement.vhd) (for subtraction)
  - Full Adder (full adder.vhd)
    - Half Adder (half\_adder.vhd)
- Logical Left Shift (logical\_shift\_left.vhd)
- Logical Right Shift (logical\_shift\_right.vhd)
- Arithmetic Right Shift (arithmetic\_shift\_right.vhd)
- Rotate Left Shift (rotate\_left.vhd)
- Rotate Right Shift (rotate right.vhd)
- One's Complement (ones\_complement.vhd)
- Bitwise AND (bitwise\_and.vhd)
- Bitwise OR (bitwise\_or.vhd)
- Bitwise XOR (bitwise\_xor.vhd)

For all arithmetic operations (Add, subtract, increment, decrement, negate), the same module (adder\_8bit.vhd) is used together with different inputs switched by a demultiplexer and an extra input. (i.e., add\_sub signal determines addition/subtraction to be applied, decrement is equivalent to subtraction of 1 from input a, etc.) Demux is created with a case statement inside a process. All arithmetic inputs are assumed to be 8-bit signed binary numbers. As arithmetic left shift is the same as logical left shift, the same module is used for both operations. Outputs of all modules (result vectors) are switched with a multiplexer controlled by buttons vector. Multiplexer is created with a select statement. Generate statements and loops are also researched and used to improve the VHDL code (i.e., when chaining 8 full adders to create 8-bit adder, generating bitwise operations). In operation modules, primary input is denoted by the logic vector a, and secondary input is denoted by the vector b. Output of the module is denoted by result vector (denoted sum in adder\_8bit.vhd).

After writing the modules, a testbench code (named xxx\_test.vhd where xxx is the name of the tested module) is written for each module to test it. Two different test strategies are used depending on the module. If the number of possible different inputs were too many (as there are 256 different inputs for an 8-bit input), then a pseudo-random number generator is used inside a for loop to generate 10 different inputs. Otherwise, all possible inputs are iterated one by one using for loops. For the main module, predetermined values are used for input a and b as only switching is done in main module. It is tested only for all different possible button combinations (or all selections of operations).

#### **Results:**

All 16 functions and 13 modules are successfully implemented on Basys 3 and tested using testbenches. RTL schematics of the main module and arithmetic module are in the figures below.




Figure 2.1: RTL schematic of the main module.




Figure 2.2: RTL schematic of the arithmetic module.

As can be seen from the schematics, the design consists of multiple multiplexers for switching inputs and outputs and a lot of logic gates. Bit shifters' and bitwise operations' schematics were not included as they are trivial.

Simulation results from the main module with inputs a=10101010, b=00110100 can be found below. Other modules' simulation figures are in appendices.



Figure 2.3: Simulation waveform of the main module.

Same inputs (a=10101010, b=00110100) are tested on the Basys 3 to compare the simulation with physical results. The sample figures can be found below:




Figure 3.1: Bitwise XOR.




Figure 3.2: Passthrough.




Figure 3.3: Addition.




Figure 3.5: Subtraction.




Figure 3.7: Increment.




Figure 3.4: Decrement.




Figure 3.6: Negate.




Figure 3.8: Logical Left Shift.




Figure 3.9: Logical Right Shift.




Figure 3.1: Rotate Left.




Figure 3.1: Rotate Right.




Figure 3.1: Arithmetic Left Shift.



Figure 3.1: Arithmetic Right Shift.




Figure 3.1: One's Complement.




Figure 3.1: Bitwise AND.




Figure 3.1: Bitwise OR.

As can be seen from the figures, my design works as intended.

### **Conclusion:**

In this lab, I successfully implemented an ALU with a wide range of operations. I got more comfortable with using VHDL and implementing circuits on Basys 3. At the beginning of the lab, I struggled a bit as I was not familiar with VHDL syntax but after some trials and errors, and some research I was able to overcome problems in my code one by one. Implementing my design required me to use what we learned in the lectures about adders/subtractors and signed binary numbers.

# **Appendices:**

### **Simulation Figures:**



Figure 2.4: adder\_8bit\_test - Addition.




Figure 2.5: adder\_8bit\_test - Subtraction



Figure 2.6: full\_adder\_test.



Figure 2.7: half\_adder\_test.



Figure 2.8: ones\_complement\_test.

Name	Value	0,000 ns	100.000 ns	200.000 ns	300.000.ns	400.000 ns	500.000 ns	600.000 ns	700.000 ns	800.000 ns.	900.000 ns	1,000.000 ns.
> <b>V</b> a[7:0]	00000000	00000000	00011101	01000010	01001011	11000110	11110111	01001010	01011100	11100101	10101101	11111101
> <b>V</b> result[7:0]	00000000	00000000	00001110	00100001	00100101	11100011	11111011	00100101	00101110	11110010	11010110	11111110

Figure 2.9: arithmetic\_right\_shift\_test.

Name	Value	0,000 ns	100.000 ns	200.000 ns	300.000 ns	400.000.ns	500.000 ns	600.000 ns	700.000 ns.	800.000 ns	900.000 ns	1,000.000 ns
> 16 a[7:0]	00000000	00000000	00011101	01000010	01001011	11000110	11110111	01001010	01011100	11100101	10101101	11111101
> ₩ b[7:0]	00000000	00000000	01010110	01000110	10101100	11000001	10101000	01100100	11110101	10111010	00111100	01111001
> III result[7:0	00000000	00000000	00010100	01000010	00001000	11000000	10100000	01000000	01010100	10100000	00101100	01111001

Figure 2.10: bitwise\_and\_test.

Name	Value	0,000 ns	100.000 ns	200.000 ns	300.000 ns	400.000 ns	500.000 ns	600.000 ns	700.000 ns	800.000 ns	900.000 ns	1,000.000 ns
	00000000		00011101	01000010	01001011	11000110	11110111	01001010	01011100	11100101	10101101	11111101
> ™ b[7:0]	00000000	00000000	01010110	01000110	10101100	11000001	10101000	01100100	11110101	10111010	00111100	01111001
result[7:0	00000000	00000000	01011111	01000110	11101111	11000111	11111111	01101110	11111101	11111111	10111101	11111101

Figure 2.11: bitwise\_or\_test.

Name	Value											
		0.000 ns	100.000 ns	200.000 ns	300.000 ns	400.000 ns	500.000 ns	600.000 ns	700.000 ns	800.000 ns	900.000 ns	1,000.000 ns.
> ® a[7:0]	00000000	00000000	00011101	01000010	01001011	11000110	11110111	01001010	01011100	11100101	10101101	11111101
> 16 b[7:0]	00000000	00000000	01010110	01000110	10101100	11000001	10101000	01100100	11110101	10111010	00111100	01111001
result[7:0]	00000000	00000000	01001011	00000100	11100111	00000111	01011111	00101110	10101001	01011111	10010001	10000100

Figure 2.12: bitwise\_xor\_test.

Name	Value	0,000 ns	100.000 ns	200.000 ns	300.000 ns	400.000 ns	500.000 ns	600.000 ns	700.000 ns	800.000 ns	900.000 ns	1,000.000 ns
> ® a[7:0]	00000000	00000000	00011101	01000010	01001011	11000110	11110111	01001010	01011100	11100101	10101101	11111101
> ** result[7:0]	00000000	00000000	00111010	10000100	10010110	10001100	11101110	10010100	10111000	11001010	01011010	11111010

Figure 2.13: logical\_left\_shift\_test.

Name	Value	0,000 ns	100.000 ns	200.000 ns	300.000 ns	400.000 ns	500,000,ns	600.000 ns	700.000 ns	800.000 ns	900.000 ns	1,000.000 ns.
> ® a[7:0]	00000000	00000000	00011101	01000010	01001011	11000110	11110111	01001010	01011100	11100101	10101101	11111101
> 16 result[7:0]	00000000	00000000	00001110	00100001	00100101	01100011	01111011	00100101	00101110	01110010	01010110	01111110

Figure 2.14: logical\_right\_shift\_test.



Figure 2.15: rotate\_left\_test.




Figure 2.16: rotate\_right\_test.

#### **VHDL Codes:**

#### Code 1: main.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity main is
  Port (a:in STD LOGIC VECTOR (7 downto 0);
     b: in STD_LOGIC_VECTOR (7 downto 0);
     buttons: in STD_LOGIC_VECTOR (4 downto 0);
     result : out STD LOGIC VECTOR (7 downto 0);
     overflow : out STD_LOGIC);
end main;
architecture Behavioral of main is
signal a adder: STD LOGIC VECTOR (7 downto 0);
signal b_adder: STD_LOGIC_VECTOR (7 downto 0);
signal result adder: STD LOGIC VECTOR (7 downto 0);
signal result_arithmetic_right : STD_LOGIC_VECTOR (7 downto 0);
signal result logical right: STD LOGIC VECTOR (7 downto 0);
signal result_logical_left: STD_LOGIC_VECTOR (7 downto 0);
signal result_rotate_right : STD_LOGIC_VECTOR (7 downto 0);
signal result_rotate_left : STD_LOGIC_VECTOR (7 downto 0);
signal result onescomplement: STD LOGIC VECTOR (7 downto 0);
signal result_and : STD_LOGIC_VECTOR (7 downto 0);
signal result or: STD LOGIC VECTOR (7 downto 0);
signal result xor: STD LOGIC VECTOR (7 downto 0);
signal add_sub_sel: STD_LOGIC;
component adder 8bit is
  Port (a: in STD LOGIC VECTOR (7 downto 0);
     b: in STD_LOGIC_VECTOR (7 downto 0);
     add sub: in STD LOGIC;
```

```
sum: out STD_LOGIC_VECTOR;
     overflow: out STD_LOGIC);
end component;
component ones complement is
  Port (a: in STD_LOGIC_VECTOR (7 downto 0);
     result : out STD LOGIC VECTOR (7 downto 0));
end component;
component logical_shift_left is
  Port (a:in STD LOGIC VECTOR (7 downto 0);
     result : out STD LOGIC VECTOR (7 downto 0));
end component;
component logical shift right is
  Port (a: in STD_LOGIC_VECTOR (7 downto 0);
     result : out STD_LOGIC_VECTOR (7 downto 0));
end component;
component arithmetic_shift_right is
  Port (a:in STD LOGIC VECTOR (7 downto 0);
     result : out STD LOGIC VECTOR (7 downto 0));
end component;
component rotate_left is
  Port (a:in STD LOGIC VECTOR (7 downto 0);
     result : out STD_LOGIC_VECTOR (7 downto 0));
end component;
component rotate_right is
  Port (a:in STD LOGIC VECTOR (7 downto 0);
     result : out STD_LOGIC_VECTOR (7 downto 0));
end component;
component bitwise and is
  Port (a:in STD LOGIC VECTOR (7 downto 0);
     b: in STD_LOGIC_VECTOR (7 downto 0);
     result : out STD LOGIC VECTOR (7 downto 0));
end component;
component bitwise or is
  Port (a: in STD_LOGIC_VECTOR (7 downto 0);
     b: in STD_LOGIC_VECTOR (7 downto 0);
     result : out STD_LOGIC_VECTOR (7 downto 0));
end component;
component bitwise_xor is
  Port (a:in STD LOGIC VECTOR (7 downto 0);
     b: in STD LOGIC VECTOR (7 downto 0);
     result : out STD_LOGIC_VECTOR (7 downto 0));
end component;
begin
onescomplement: ones_complement port map (a => a, result => result_onescomplement);
```

```
arithmeticshiftr: arithmetic shift right port map (a => a, result => result arithmetic right);
logicalshiftr: logical_shift_right port map (a => a, result => result_logical_right);
logicalshiftl: logical shift left port map (a => a, result => result logical left);
rotater: rotate right port map (a => a, result => result rotate right);
rotatel: rotate_left port map (a => a, result => result_rotate_left);
bitw and: bitwise and port map (a \Rightarrow a, b \Rightarrow b, result => result and);
bitw or: bitwise or port map (a \Rightarrow a, b \Rightarrow b, result => result or);
bitw_xor: bitwise_xor port map (a => a, b => b, result => result_xor);
addsub: adder 8bit port map (a => a adder, b => b adder, sum => result adder, add sub =>
add_sub_sel, overflow => overflow);
process(buttons) begin
  case buttons is
                     -- demux for arithmetic inputs
                when "01000" => a adder <= a; b adder <= b; add sub sel <= '0';
                                                                                           -- Add
                when "00100" => a adder <= a; b adder <= b; add sub sel <= '1';
                                                                                           -- Subtract
                when "00010" => a_adder <= a; b_adder <= "00000001"; add_sub_sel <= '0';--Increment
                when "00001" => a adder <= a; b adder <= "11111111"; add sub sel <= '0'; --Decremen
                when "10000" => a adder <= "00000000"; b adder <= a; add sub sel <= '1';-- Negate
                when others => a_adder <= "00000000"; b_adder <= "000000000"; add_sub_sel <= '0';
        end case;
end process;
with buttons select
                                                        -- mux for outputs
  result <= result adder
                               when "01000",
                                                        --Add
                            when "00100",
       result adder
                                                        --Subtract
       result_adder
                            when "00010",
                                                        --Increment
       result adder
                            when "00001",
                                                        --Decrement
       result adder
                            when "10000",
                                                        --Negate
                      when "00000",
                                                        -- Pass Through
                                                        --Logical Left Shift
       result logical left
                             when "10010",
       result logical right
                              when "00110",
                                                        --Logical Right Shift
       result_logical_left
                             when "10001",
                                                        --Arithmetic Left Shift
       result arithmetic right when "00101",
                                                        --Arithmetic Right Shift
       result rotate left
                              when "11000",
                                                        --Rotate Left Shift
                              when "01100",
       result_rotate_right
                                                        --Rotate Right Shift
       result_onescomplement when "10100",
                                                        --One's Complement
                           when "00011",
       result and
                                                        --Bitwise AND
       result_or
                          when "01010",
                                                        --Bitwise OR
                          when "01001",
       result xor
                                                        --Bitwise XOR
       "00000000"
                            when others;
end Behavioral;
```

#### Code 2: adder\_8bit.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity adder 8bit is
  Port (a: in STD_LOGIC_VECTOR (7 downto 0);
      b: in STD_LOGIC_VECTOR (7 downto 0);
     sum: out STD LOGIC VECTOR (7 downto 0);
     add_sub: in STD_LOGIC;
     overflow: out STD LOGIC);
end adder 8bit;
architecture Behavioral of adder 8bit is
component full_adder is
  Port (a:in STD_LOGIC;
      b: in STD LOGIC;
     carryin: in STD_LOGIC;
     sum: out STD_LOGIC;
      carryout : out STD LOGIC);
end component;
component ones complement is
  Port (a: in std logic vector (7 downto 0);
      result : out std_logic_vector (7 downto 0));
end component;
signal b_in : std_logic_vector (7 downto 0);
signal b comp: std logic vector (7 downto 0);
signal carry: std_logic_vector (8 downto 0);
begin
with add sub select
  b_in <= b_comp when '1',
      b when others;
carry(0) <= add_sub;</pre>
full adders: for i in 0 to 7 generate
adders: full adder port map (a => a(i), b => b in(i), carryin => carry(i), sum => sum(i), carryout =>
carry(i+1));
end generate;
b complement: ones complement port map (a => b, result => b comp);
overflow <= carry(8) xor carry(7);</pre>
end Behavioral;
```

### Code 3: full\_adder.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity full adder is
  Port (a: in STD_LOGIC;
      b: in STD_LOGIC;
      carryin: in STD LOGIC;
      sum : out STD_LOGIC;
      carryout : out STD_LOGIC);
end full adder;
architecture Behavioral of full_adder is
signal half_sum : std_logic;
signal half_carry : std_logic;
component half_adder is
  Port (a: in STD LOGIC;
      b: in STD_LOGIC;
      carry: out STD_LOGIC;
      sum: out STD LOGIC);
end component;
begin
halfadder: half_adder port map (a => a, b => b, carry => half_carry, sum => half_sum);
sum <= half sum xor carryin;
carryout <= (half_sum and carryin) or half_carry;</pre>
end Behavioral;
```

### Code 4: half\_adder.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity half_adder is
   Port ( a : in STD_LOGIC;
        b : in STD_LOGIC;
        carry : out STD_LOGIC;
        sum : out STD_LOGIC);
end half_adder;
```

```
architecture Behavioral of half_adder is
begin
sum <= a xor b;
carry <= a and b;
end Behavioral;</pre>
```

### Code 5: ones\_complement.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ones_complement is
   Port (a:in STD_LOGIC_VECTOR (7 downto 0);
      result:out STD_LOGIC_VECTOR (7 downto 0));
end ones_complement;

architecture Behavioral of ones_complement is

begin
inverters: for i in 0 to 7 generate
result(i) <= not a(i);
end generate;
end Behavioral;
```

# Code 6: arithmetic\_shift\_right.vhdl

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity arithmetic_shift_right is
   Port ( a : in STD_LOGIC_VECTOR (7 downto 0);
      result : out STD_LOGIC_VECTOR (7 downto 0));
end arithmetic_shift_right;
architecture Behavioral of arithmetic_shift_right is begin
shift: for i in 0 to 6 generate
result(i) <= a(i+1);
end generate;</pre>
```

```
result(7) <= a(7);
end Behavioral;</pre>
```

### Code 7: logical\_shift\_right.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity logical_shift_right is
   Port ( a : in STD_LOGIC_VECTOR (7 downto 0);
        result : out STD_LOGIC_VECTOR (7 downto 0));
end logical_shift_right;
architecture Behavioral of logical_shift_right is begin
shift: for i in 0 to 6 generate
result(i) <= a(i+1);
end generate;
result(7) <= '0';
end Behavioral;</pre>
```

### Code 8: logical\_shift\_left.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity logical_shift_left is
  Port ( a : in STD_LOGIC_VECTOR (7 downto 0);
     result : out STD_LOGIC_VECTOR (7 downto 0));
end logical_shift_left;
architecture Behavioral of logical_shift_left is
begin
shift: for i in 0 to 6 generate
result(i+1) <= a(i);
end generate;
result(0) <= '0';
end Behavioral;</pre>
```

### Code 9: rotate\_right.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity rotate_right is
  Port ( a : in STD_LOGIC_VECTOR (7 downto 0);
      result : out STD_LOGIC_VECTOR (7 downto 0));
end rotate_right;

architecture Behavioral of rotate_right is
begin
shift: for i in 0 to 6 generate
result(i) <= a(i+1);
end generate;
result(7) <= a(0);
end Behavioral;</pre>
```

## Code 10: rotate\_left.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity rotate_left is
   Port ( a : in STD_LOGIC_VECTOR (7 downto 0);
        result : out STD_LOGIC_VECTOR (7 downto 0));
end rotate_left;
architecture Behavioral of rotate_left is
begin
shift: for i in 0 to 6 generate
result(i+1) <= a(i);
end generate;
result(0) <= a(7);
end Behavioral;</pre>
```

### Code 11: bitwise\_and.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity bitwise_and is
   Port ( a : in STD_LOGIC_VECTOR (7 downto 0);
        b : in STD_LOGIC_VECTOR (7 downto 0);
        result : out STD_LOGIC_VECTOR (7 downto 0));
end bitwise_and;

architecture Behavioral of bitwise_and is
begin
shift: for i in 0 to 7 generate
result(i) <= a(i) and b(i);
end generate;
end Behavioral;</pre>
```

### Code 12: bitwise\_or.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity bitwise_or is
   Port ( a : in STD_LOGIC_VECTOR (7 downto 0);
        b : in STD_LOGIC_VECTOR (7 downto 0);
        result : out STD_LOGIC_VECTOR (7 downto 0));
end bitwise_or;

architecture Behavioral of bitwise_or is
begin
shift: for i in 0 to 7 generate
result(i) <= a(i) or b(i);
end generate;
end Behavioral;</pre>
```

#### Code 13: bitwise\_xor.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity bitwise_xor is
   Port ( a : in STD_LOGIC_VECTOR (7 downto 0);
        b : in STD_LOGIC_VECTOR (7 downto 0);
        result : out STD_LOGIC_VECTOR (7 downto 0));
end bitwise_xor;

architecture Behavioral of bitwise_xor is
begin
shift: for i in 0 to 7 generate
result(i) <= a(i) xor b(i);
end generate;
end Behavioral;</pre>
```

## Code 14: main\_test.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity main_test is
end main_test;

architecture Behavioral of main_test is
signal a : STD_LOGIC_VECTOR (7 downto 0) := "10101010";
signal b : STD_LOGIC_VECTOR (7 downto 0) := "00110100";
signal buttons : STD_LOGIC_VECTOR (4 downto 0) := "00000";
signal result : STD_LOGIC_VECTOR (7 downto 0);
signal overflow : STD_LOGIC;

component main is
    Port (a : in STD_LOGIC_VECTOR (7 downto 0);
    b : in STD_LOGIC_VECTOR (7 downto 0);
```

```
buttons : in STD_LOGIC_VECTOR (4 downto 0);
    result : out STD_LOGIC_VECTOR (7 downto 0);
    overflow : out STD_LOGIC);
end component;
begin
uut: main
port map (a=>a, b=>b, buttons=>buttons, result=>result, overflow=>overflow);
process begin
    for i in 0 to 31 loop
        wait for 10 ns;
        buttons <= std_logic_vector(unsigned(buttons) + 1);
    end loop;
    wait;
end process;
end Behavioral;</pre>
```

#### Code 15: adder\_8bit\_test.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.math real.all;
use ieee.numeric_std.all;
entity adder_8bit_test is
end adder_8bit_test;
architecture Behavioral of adder 8bit test is
signal add sub: STD LOGIC:= '0';
signal overflow: STD_LOGIC;
signal a: std_logic_vector(7 downto 0):= "00000000";
signal b : std_logic_vector(7 downto 0):= "00000000";
signal sum: std_logic_vector(7 downto 0):= "00000000";
component adder_8bit is
  Port (a: in STD_LOGIC_VECTOR (7 downto 0);
     b: in STD_LOGIC_VECTOR (7 downto 0);
     sum : out STD_LOGIC_VECTOR (7 downto 0);
     add_sub: in STD_LOGIC;
     overflow: out STD LOGIC);
end component;
begin
```

```
uut: adder 8bit
port map (a=>a, b=>b, add sub=>add sub, sum=>sum, overflow=>overflow);
process
variable seed1: positive :=28938; -- seed values for random generator
variable seed2: positive :=22380;
variable seed3: positive :=86898;
variable seed4: positive :=67633;
variable rand1: real;
                           -- random real-numbers in range 0 to 1
variable rand2: real;
variable int_rand1: integer;
                              -- random integers in range 0..255
variable int rand2: integer;
variable stim1: std_logic_vector(7 downto 0); -- random 8-bit stimuli
variable stim2: std_logic_vector(7 downto 0);
begin
for i in 0 to 1 loop
for j in 0 to 9 loop
        wait for 100 ns;
        uniform(seed1, seed2, rand1);
                                              -- generate random number
        uniform(seed3, seed4, rand2);
  int rand1 := integer(trunc(rand1*256.0));
                                                   -- rescale to integer between 0-256
  int_rand2 := integer(trunc(rand2*256.0));
  stim1 := std_logic_vector(to_unsigned(int_rand1, stim1'length)); -- convert to std_logic_vector
  stim2 := std_logic_vector(to_unsigned(int_rand2, stim2'length));
        a <= stim1;
        b <= stim2;
      end loop;
      add sub <= '1';
      end loop;
wait;
end process;
end Behavioral;
```

### Code 16: full\_adder\_test.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity full_adder_test is
```

```
end full_adder_test;
architecture Behavioral of full adder test is
signal sum: STD LOGIC;
signal carryout : STD_LOGIC;
signal inputs : std logic vector(2 downto 0):= "000";
component full adder is
  Port (a: in STD_LOGIC;
      b: in STD LOGIC;
     carryin: in STD_LOGIC;
      sum: out STD_LOGIC;
      carryout : out STD LOGIC);
end component;
begin
uut: full adder
port map (a=>inputs(0), b=>inputs(1), carryin=>inputs(2), carryout=>carryout, sum=>sum);
process begin
  for i in 0 to 7 loop
    wait for 10 ns;
    inputs <= std_logic_vector(unsigned(inputs) + 1);</pre>
  end loop;
  wait;
end process;
end Behavioral;
```

### Code 17: half\_adder\_test.vhd

```
end component;
begin
uut: half_adder
port map (a=>inputs(0), b=>inputs(1), carry=>carry, sum=>sum);
process begin
    for i in 0 to 3 loop
        wait for 10 ns;
        inputs <= std_logic_vector(unsigned(inputs) + 1);
    end loop;
    wait;
end process;
end Behavioral;</pre>
```

#### Code 18: ones\_complement\_test.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.math_real.all;
use ieee.numeric_std.all;
entity ones_complement_test is
end ones_complement_test;
architecture Behavioral of ones_complement_test is
signal a: std_logic_vector(7 downto 0):= "00000000";
signal result : std logic vector(7 downto 0):= "00000000";
component ones_complement is
  Port (a: in STD_LOGIC_VECTOR (7 downto 0);
      result : out STD_LOGIC_VECTOR (7 downto 0));
end component;
begin
uut: ones complement
port map (a=>a, result=>result);
process
variable seed1: positive :=28938; -- seed values for random generator
variable seed2: positive :=22380;
variable rand1: real;
                          -- random real-numbers in range 0 to 1
variable int rand1: integer;
                             -- random integers in range 0..255
variable stim1: std_logic_vector(7 downto 0); -- random 8-bit stimuli
begin
```

#### Code 19: arithmetic\_shift\_right\_test.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.math real.all;
use ieee.numeric_std.all;
entity arithmetic shift right test is
end arithmetic shift right test;
architecture Behavioral of arithmetic_shift_right_test is
signal a : std logic vector(7 downto 0):= "00000000";
signal result : std_logic_vector(7 downto 0):= "00000000";
component arithmetic shift right is
  Port (a: in STD_LOGIC_VECTOR (7 downto 0);
      result : out STD_LOGIC_VECTOR (7 downto 0));
end component;
begin
uut: arithmetic_shift_right
port map (a=>a, result=>result);
process
variable seed1: positive :=28938; -- seed values for random generator
variable seed2: positive :=22380;
variable rand1: real;
                           -- random real-numbers in range 0 to 1
variable int rand1: integer;
                              -- random integers in range 0..255
variable stim1: std_logic_vector(7 downto 0); -- random 8-bit stimuli
begin
for j in 0 to 9 loop
        wait for 100 ns;
        uniform(seed1, seed2, rand1);
                                              -- generate random number
```

#### Code 20: logical\_shift\_right\_test.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.math_real.all;
use ieee.numeric std.all;
entity logical shift right test is
end logical_shift_right_test;
architecture Behavioral of logical shift right test is
signal a : std_logic_vector(7 downto 0):= "00000000";
signal result : std_logic_vector(7 downto 0):= "00000000";
component logical shift right is
  Port (a: in STD_LOGIC_VECTOR (7 downto 0);
      result : out STD_LOGIC_VECTOR (7 downto 0));
end component;
begin
uut: logical shift right
port map (a=>a, result=>result);
process
variable seed1: positive :=28938; -- seed values for random generator
variable seed2: positive :=22380;
variable rand1: real;
                           -- random real-numbers in range 0 to 1
variable int_rand1: integer;
                              -- random integers in range 0..255
variable stim1: std_logic_vector(7 downto 0); -- random 8-bit stimuli
begin
for j in 0 to 9 loop
        wait for 100 ns;
         uniform(seed1, seed2, rand1);
                                              -- generate random number
  int_rand1 := integer(trunc(rand1*256.0));
                                                   -- rescale to integer between 0-256
  stim1 := std_logic_vector(to_unsigned(int_rand1, stim1'length)); -- convert to std_logic_vector
```

```
a <= stim1;
end loop;
wait;
end process;
end Behavioral;
```

#### Code 21: logical\_shift\_left\_test.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.math_real.all;
use ieee.numeric std.all;
entity logical shift left test is
end logical_shift_left_test;
architecture Behavioral of logical_shift_left_test is
signal a : std_logic_vector(7 downto 0):= "00000000";
signal result : std_logic_vector(7 downto 0):= "00000000";
component logical shift left is
  Port (a:in STD LOGIC VECTOR (7 downto 0);
      result : out STD_LOGIC_VECTOR (7 downto 0));
end component;
begin
uut: logical shift left
port map (a=>a, result=>result);
process
variable seed1: positive :=28938; -- seed values for random generator
variable seed2: positive :=22380;
variable rand1: real;
                           -- random real-numbers in range 0 to 1
variable int_rand1: integer;
                              -- random integers in range 0..255
variable stim1: std_logic_vector(7 downto 0); -- random 8-bit stimuli
begin
for j in 0 to 9 loop
        wait for 100 ns;
        uniform(seed1, seed2, rand1);
                                              -- generate random number
  int_rand1 := integer(trunc(rand1*256.0));
                                                   -- rescale to integer between 0-256
  stim1 := std_logic_vector(to_unsigned(int_rand1, stim1'length)); -- convert to std_logic_vector
        a <= stim1;
      end loop;
wait;
```

```
end process;
end Behavioral;
```

#### Code 22: rotate right test.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.math_real.all;
use ieee.numeric std.all;
entity rotate right test is
end rotate_right_test;
architecture Behavioral of rotate right test is
signal a: std_logic_vector(7 downto 0):= "00000000";
signal result : std_logic_vector(7 downto 0):= "00000000";
component rotate right is
  Port (a: in STD_LOGIC_VECTOR (7 downto 0);
      result : out STD_LOGIC_VECTOR (7 downto 0));
end component;
begin
uut: rotate_right
port map (a=>a, result=>result);
process
variable seed1: positive :=28938; -- seed values for random generator
variable seed2: positive :=22380;
variable rand1: real;
                           -- random real-numbers in range 0 to 1
variable int rand1: integer;
                              -- random integers in range 0..255
variable stim1: std_logic_vector(7 downto 0); -- random 8-bit stimuli
begin
for j in 0 to 9 loop
        wait for 100 ns;
        uniform(seed1, seed2, rand1);
                                              -- generate random number
  int_rand1 := integer(trunc(rand1*256.0));
                                                   -- rescale to integer between 0-256
  stim1 := std_logic_vector(to_unsigned(int_rand1, stim1'length)); -- convert to std_logic_vector
        a <= stim1;
      end loop;
wait;
end process;
end Behavioral;
```

#### Code 23: rotate\_left\_test.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.math_real.all;
use ieee.numeric std.all;
entity rotate left test is
end rotate_left_test;
architecture Behavioral of rotate left test is
signal a: std_logic_vector(7 downto 0):= "00000000";
signal result : std_logic_vector(7 downto 0):= "00000000";
component rotate left is
  Port (a: in STD_LOGIC_VECTOR (7 downto 0);
      result : out STD_LOGIC_VECTOR (7 downto 0));
end component;
begin
uut: rotate_left
port map (a=>a, result=>result);
process
variable seed1: positive :=28938; -- seed values for random generator
variable seed2: positive :=22380;
variable rand1: real;
                           -- random real-numbers in range 0 to 1
variable int rand1: integer; -- random integers in range 0..255
variable stim1: std_logic_vector(7 downto 0); -- random 8-bit stimuli
begin
for j in 0 to 9 loop
        wait for 100 ns;
                                             -- generate random number
        uniform(seed1, seed2, rand1);
  int_rand1 := integer(trunc(rand1*256.0));
                                                   -- rescale to integer between 0-256
  stim1 := std_logic_vector(to_unsigned(int_rand1, stim1'length)); -- convert to std_logic_vector
        a <= stim1;
      end loop;
wait;
end process;
end Behavioral;
```

#### Code 24: bitwise\_and\_test.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.math real.all;
use ieee.numeric_std.all;
entity bitwise_and_test is
end bitwise and test;
architecture Behavioral of bitwise_and_test is
signal a : std logic vector(7 downto 0):= "00000000";
signal b : std_logic_vector(7 downto 0):= "00000000";
signal result : std_logic_vector(7 downto 0):= "00000000";
component bitwise and is
  Port (a: in STD_LOGIC_VECTOR (7 downto 0);
      b: in STD_LOGIC_VECTOR (7 downto 0);
      result : out STD LOGIC VECTOR (7 downto 0));
end component;
begin
uut: bitwise and
port map (a=>a, b=>b, result=>result);
process
variable seed1: positive :=28938; -- seed values for random generator
variable seed2: positive :=22380;
variable seed3: positive :=86898;
variable seed4: positive :=67633;
variable rand1: real;
                           -- random real-numbers in range 0 to 1
variable rand2: real;
variable int_rand1: integer;
                              -- random integers in range 0..255
variable int rand2: integer;
variable stim1: std_logic_vector(7 downto 0); -- random 8-bit stimuli
variable stim2: std_logic_vector(7 downto 0);
begin
for j in 0 to 9 loop
        wait for 100 ns;
        uniform(seed1, seed2, rand1);
                                              -- generate random number
         uniform(seed3, seed4, rand2);
  int rand1 := integer(trunc(rand1*256.0));
                                                   -- rescale to integer between 0-256
  int rand2 := integer(trunc(rand2*256.0));
  stim1 := std_logic_vector(to_unsigned(int_rand1, stim1'length)); -- convert to std_logic_vector
  stim2 := std_logic_vector(to_unsigned(int_rand2, stim2'length));
        a <= stim1;
        b \le stim2;
```

```
end loop;
wait;
end process;
end Behavioral;
```

### Code 25: bitwise\_or\_test.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.math_real.all;
use ieee.numeric_std.all;
entity bitwise_or_test is
end bitwise_or_test;
architecture Behavioral of bitwise_or_test is
signal a : std logic vector(7 downto 0):= "00000000";
signal b : std_logic_vector(7 downto 0):= "00000000";
signal result : std logic vector(7 downto 0):= "00000000";
component bitwise or is
  Port (a: in STD LOGIC VECTOR (7 downto 0);
      b: in STD_LOGIC_VECTOR (7 downto 0);
      result : out STD_LOGIC_VECTOR (7 downto 0));
end component;
begin
uut: bitwise_or
port map (a=>a, b=>b, result=>result);
process
variable seed1: positive :=28938; -- seed values for random generator
variable seed2: positive :=22380;
variable seed3: positive :=86898;
variable seed4: positive :=67633;
variable rand1: real;
                           -- random real-numbers in range 0 to 1
variable rand2: real;
variable int_rand1: integer;
                              -- random integers in range 0..255
variable int rand2: integer;
variable stim1: std_logic_vector(7 downto 0); -- random 8-bit stimuli
variable stim2: std_logic_vector(7 downto 0);
begin
for j in 0 to 9 loop
        wait for 100 ns;
```

### Code 26: bitwise\_xor\_test.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.math_real.all;
use ieee.numeric_std.all;
entity bitwise_xor_test is
end bitwise_xor_test;
architecture Behavioral of bitwise xor test is
signal a: std_logic_vector(7 downto 0):= "00000000";
signal b : std logic vector(7 downto 0):= "00000000";
signal result : std_logic_vector(7 downto 0):= "00000000";
component bitwise_xor is
  Port (a: in STD_LOGIC_VECTOR (7 downto 0);
      b: in STD_LOGIC_VECTOR (7 downto 0);
      result : out STD_LOGIC_VECTOR (7 downto 0));
end component;
begin
uut: bitwise_xor
port map (a=>a, b=>b, result=>result);
variable seed1: positive :=28938; -- seed values for random generator
variable seed2: positive :=22380;
variable seed3: positive :=86898;
variable seed4: positive :=67633;
```

```
variable rand1: real;
                           -- random real-numbers in range 0 to 1
variable rand2: real;
variable int rand1: integer;
                               -- random integers in range 0..255
variable int rand2: integer;
variable stim1: std_logic_vector(7 downto 0); -- random 8-bit stimuli
variable stim2: std_logic_vector(7 downto 0);
begin
for j in 0 to 9 loop
        wait for 100 ns;
        uniform(seed1, seed2, rand1);
                                              -- generate random number
         uniform(seed3, seed4, rand2);
  int rand1 := integer(trunc(rand1*256.0));
                                                   -- rescale to integer between 0-256
  int_rand2 := integer(trunc(rand2*256.0));
  stim1 := std_logic_vector(to_unsigned(int_rand1, stim1'length)); -- convert to std_logic_vector
  stim2 := std logic vector(to unsigned(int rand2, stim2'length));
         a <= stim1;
        b \le stim2;
      end loop;
wait;
end process;
end Behavioral;
```

#### **References:**

```
Bhatt, A. (n.d.). VHDL tutorial 14: Design 1×8 demultiplexer and 8×1 multiplexer using VHDL. Engineers Garage. https://www.engineersgarage.com/vhdl-tutorial-14-design-1x8-demultiplexer-and-8x1-multiplexer-using-vhdl/

For Loops. VHDL-Online. (n.d.). https://www.vhdl-online.de/courses/system_design/vhdl_language_and_syntax/sequential_statements/for_loops

Generate Statement. HDL Works. (n.d.).
https://www.hdlworks.com/hdl_corner/vhdl_ref/VHDLContents/GenerateStatement.htm

Harvey, M. (2015, October 9). Generating random values in VHDL testbenches. Mark Harvey.
http://www.markharvey.info/rtl/rnd_09.10.2015/rnd_09.10.2015.html
```