



BK4829 Registers Table

DRT01-230606-C01 V1.0

2023/6/5



目录

目录.....	2
1. Registers' Definition	3
2. Registers' Default Value	38
修订历史.....	41

1. Registers' Definition

Register	Default	Description
<i>REG_00<15></i>	<i>0</i>	<i>Soft Reset.</i> <i>1=Reset; 0=Normal.</i>
<i>REG_02<15></i>	<i>Read Only</i>	<i>FSK Tx Finished Interrupt.</i>
<i>REG_02<14></i>	<i>Read Only</i>	<i>FSK FIFO Almost Empty Interrupt Enable.</i>
<i>REG_02<13></i>	<i>Read Only</i>	<i>FSK Rx Finished Interrupt Enable.</i>
<i>REG_02<12></i>	<i>Read Only</i>	<i>FSK FIFO Almost Full Interrupt.</i>
<i>REG_02<11></i>	<i>Read Only</i>	<i>DTMF/5TONE Found Interrupt.</i>
<i>REG_02<10></i>	<i>Read Only</i>	<i>CTCSS/CDCSS Tail Found Interrupt.</i>
<i>REG_02<9></i>	<i>Read Only</i>	<i>CDCSS Found Interrupt.</i>
<i>REG_02<8></i>	<i>Read Only</i>	<i>CDCSS Lost Interrupt.</i>
<i>REG_02<7></i>	<i>Read Only</i>	<i>CTCSS Found Interrupt.</i>
<i>REG_02<6></i>	<i>Read Only</i>	<i>CTCSS Lost Interrupt.</i>
<i>REG_02<5></i>	<i>Read Only</i>	<i>VoX Found Interrupt.</i>
<i>REG_02<4></i>	<i>Read Only</i>	<i>VoX Lost Interrupt.</i>

<i>REG_02<3></i>	<i>Read Only</i>	<i>Squelch Found Interrupt.</i>
<i>REG_02<2></i>	<i>Read Only</i>	<i>Squelch Lost Interrupt.</i>
<i>REG_02<1></i>	<i>Read Only</i>	<i>FSK Rx Sync Interrupt.</i>
<i>REG_07<15:0></i>		<p><i>When <15:13>=0 for CTC1</i></p> <p><i><12:0>=CTC1 frequency control word</i></p> <p><i>= freq(Hz)* 20.64888 for XTAL 13M/26M or</i></p> <p><i>=freq(Hz)*20.97152 for XTAL</i></p> <p><i>12.8M/19.2M/25.6M/38.4M</i></p> <p><i>When<15:13>=1 for CTC2(Tail 55Hz Rx detection)</i></p> <p><i><12:0>=CTC2 (should below 100Hz)frequency</i></p> <p><i>control word</i></p> <p><i>= 25391/freq(Hz) for XTAL 13M/26M or</i></p> <p><i>= 25000/freq(Hz) for XTAL</i></p> <p><i>12.8M/19.2M/25.6M/38.4M</i></p> <p><i>When <15:13>=2 for CDCSS 134.4Hz</i></p>

		<p>$\langle 12:0 \rangle = \text{CDCSS baud rate frequency (134.4Hz)}$</p> <p>control word</p> <p>$= \text{freq(Hz)} * 20.64888 \text{ for XTAL 13M/26M or}$</p> <p>$= \text{freq(Hz)} * 20.97152 \text{ for XTAL}$</p> <p>12.8M/19.2M/25.6M/38.4M</p> <p>When $\langle 15:13 \rangle = 3$ for CTC3(Tail 62Hz Rx detection)</p> <p>$\langle 12:0 \rangle = \text{CTC3 (should below 100Hz)frequency}$</p> <p>control word</p> <p>$= 25391/\text{freq(Hz)} \text{ for XTAL 13M/26M or}$</p> <p>$= 25000/\text{freq(Hz)} \text{ for XTAL}$</p> <p>12.8M/19.2M/25.6M/38.4M</p>
REG_08 $\langle 15:0 \rangle$		<p>$\langle 15 \rangle = 1$ for CDCSS high 12bit</p> <p>$\langle 15 \rangle = 0$ for CDCSS low 12bit</p> <p>$\langle 11:0 \rangle = \text{CDCSS high/low 12bit code}$</p>
REG_09 $\langle 15:0 \rangle$		DTMF/SelCall Symbol Coefficient for Detection.

		<p><i><15:12>=Symbol Number</i></p> <p><i><7:0>=Coefficient.</i></p>
<i>REG_0A<6></i>	<i>Read Only</i>	<p><i>GPIO6 (PIN28) Input Indicator.</i></p> <p><i>1=High; 0=Low.</i></p>
<i>REG_0A<5></i>	<i>Read Only</i>	<p><i>GPIO5 (PIN29) Input Indicator.</i></p> <p><i>1=High; 0=Low.</i></p>
<i>REG_0A<4></i>	<i>Read Only</i>	<p><i>GPIO4 (PIN30) Input Indicator.</i></p> <p><i>1=High; 0=Low.</i></p>
<i>REG_0A<3></i>	<i>Read Only</i>	<p><i>GPIO3 (PIN31) Input Indicator.</i></p> <p><i>1=High; 0=Low.</i></p>
<i>REG_0A<2></i>	<i>Read Only</i>	<p><i>GPIO2 (PIN32) Input Indicator.</i></p> <p><i>1=High; 0=Low.</i></p>
<i>REG_0A<1></i>	<i>Read Only</i>	<p><i>GPIO1 (PIN1) Input Indicator.</i></p> <p><i>1=High; 0=Low.</i></p>
<i>REG_0A<0></i>	<i>Read Only</i>	<p><i>GPIO0 (PIN2) Input Indicator.</i></p> <p><i>1=High; 0=Low.</i></p>
<i>REG_0B<11:8></i>	<i>Read Only</i>	<p><i>DTMF/5Tone Code Received.</i></p>

<i>REG_0B<7></i>	<i>Read Only</i>	<i>FSK Rx Sync Negative has been Found.</i>
<i>REG_0B<6></i>	<i>Read Only</i>	<i>FSK Rx Sync Positive has been Found.</i>
<i>REG_0B<4></i>	<i>Read Only</i>	<i>FSK Rx CRC Indicator.</i> <i>1=CRC Pass; 0=CRC Fail.</i>
<i>REG_0C<15:14></i>	<i>Read Only</i>	<i><14>:CDCSS positive code received</i> <i><15>:CDCSS negative code received</i>
<i>REG_0C<13:12></i>	<i>Read Only</i>	<i>CTCSS Phase Shift Received.</i> <i>00=No phase shift</i> <i>01=CTCSS0 120°phase shift,</i> <i>10= CTCSS0 180°phase shift</i> <i>11= CTCSS0 240°phase shift</i>
<i>REG_0C<10:11></i>	<i>Read Only</i>	<i><11>:CTC2(55Hz) received</i> <i><10>:CTC1 received</i>
<i>REG_0C<4></i>	<i>Read Only</i>	<i><4>:CTC3(62Hz) received</i>

<i>REG_OC<2></i>	<i>Read Only</i>	<i>VoX Indicator</i> <i>0: No</i> <i>1: Yes</i>
<i>REG_OC<1></i>	<i>Read Only</i>	<i>Squelch result output.</i> <i>1=Link; 0=Loss</i>
<i>REG_OC<0></i>	<i>Read Only</i>	<i>Interrupt Indicator.</i> <i>1=Interrupt Request; 0=No Request.</i>
<i>REG_OD<15></i>	<i>Read Only</i>	<i>Frequency Scan Indicator.</i> <i>1=Busy; 0=Finished.</i>
<i>REG_OD<10:0></i>	<i>Read Only</i>	<i>Frequency Scan High 16 bits.</i>
<i>REG_OE<15:0></i>	<i>Read Only</i>	<i>Frequency Scan Low 16 bits.</i> <i>= REG_OD<10:0><<16 + REG_OE<15:0>, unit is 10Hz</i>
<i>REG_10<15:0></i>	<i>0x0038</i>	<i>Rx AGC Gain Table[0]. (Index Max->Min is 3,2,1,0,-1)</i> <i><9:8>=LNA Gain Short</i> <i>11=0dB; 10=-11dB; 01=-16dB; 00=-19dB.</i>

		<p><i><7:5>=LNA Gain</i></p> <p><i>111=0dB; 110=-2dB; 101=-4dB; 100=-6dB;</i></p> <p><i>011=-9dB; 010=-14dB; 001=-19dB; 000=-24dB.</i></p> <p><i><4:3>=MIXER Gain</i></p> <p><i>11=0dB; 10=-3dB; 01=-6dB; 00=-8dB.</i></p> <p><i><2:0>=PGA Gain</i></p> <p><i>111=0dB; 110=-3dB; 101=-6dB; 100=-9dB;</i></p> <p><i>011=-15dB; 010=-21dB; 001=-27dB; 000=-33dB.</i></p>
<i>REG_11<15:0></i>	<i>0x025a</i>	<p><i>Rx AGC Gain Table[1]. (Index Max->Min is 3,2,1,0,-1)</i></p> <p><i>Same as REG_10.</i></p>
<i>REG_12<15:0></i>	<i>0x037b</i>	<p><i>Rx AGC Gain Table[2]. (Index Max->Min is 3,2,1,0,-1)</i></p> <p><i>Same as REG_10.</i></p>
<i>REG_13<15:0></i>	<i>0x03de</i>	<p><i>Rx AGC Gain Table[3]. (Index Max->Min is 3,2,1,0,-1)</i></p> <p><i>Same as REG_10.</i></p>
<i>REG_14<15:0></i>	<i>0x0000</i>	<p><i>Rx AGC Gain Table[-1]. (Index Max->Min is 3,2,1,0,-1)</i></p> <p><i>Same as REG_10.</i></p>

<i>REG_19<15></i>	<i>1</i>	<i>Automatic MIC PGA Gain Controller (MIC AGC)</i> <i>Disable.</i> <i>1=Disable; 0=Enable.</i>
<i>REG_1A<15:12></i>	<i>0b0101</i>	<i>Crystal vReg Bit.</i>
<i>REG_1A<11:8></i>	<i>0b1000</i>	<i>Crystal iBit.</i>
<i>REG_1F<3:0></i>	<i>0b1000</i>	<i>PLL CP bit.</i>
<i>REG_24<5></i>	<i>0</i>	<i>DTMF/SelCall Enable.</i> <i>1=Enable; 0=Disable.</i>
<i>REG_24<4></i>	<i>1</i>	<i>DTMF or SelCall Detection Mode.</i> <i>1=for DTMF; 0=for SelCall.</i>
<i>REG_24<3:0></i>	<i>0xe</i>	<i>Max Symbol Number for SelCall Detection.</i>
<i>REG_28<11:9></i>	<i>0b101</i>	<i>Rx DCC Filter(HPF1)</i> <i>000=Bypass DC filter;</i>
<i>REG_28<8></i>	<i>0</i>	<i>Rx AF Noise Gate Enable.</i>
<i>REG_28<7:0></i>	<i>0</i>	<i>Rx AF Noise Gate Level</i>
<i>REG_29<11:9></i>	<i>0b011</i>	<i>Tx DCC Filter(HPF1)</i> <i>000=Bypass DC filter;</i>

<i>REG_2A<13:8></i>	<i>0b010000</i>	<i>Noise Gate Time Constant.</i> <i><5:3> for Release Time</i> <i><2:0> for Attack Time.</i> <i>000=0 ms</i> <i>001=6 ms</i> <i>010=12 ms</i> <i>011=24 ms</i> <i>100=48 ms</i> <i>101=96 ms</i> <i>110=192 ms</i> <i>111=384 ms</i>
<i>REG_2B<10></i>	<i>0</i>	<i>Disable AF Rx HPF300 filter.</i> <i>0=Enable; 1=Disable</i>
<i>REG_2B<9></i>	<i>0</i>	<i>Disable AF Rx LPF3K filter.</i> <i>0=Enable; 1=Disable</i>
<i>REG_2B<8></i>	<i>0</i>	<i>Disable AF Rx de-emphasis filter.</i> <i>0=Enable; 1=Disable</i>

<i>REG_2B<2></i>	<i>0</i>	<i>Disable AF Tx HPF300 filter.</i> <i>0=Enable; 1=Disable</i>
<i>REG_2B<1></i>	<i>0</i>	<i>Disable AF Tx LPF1 filter.</i> <i>0=Enable; 1=Disable</i>
<i>REG_2B<0></i>	<i>0</i>	<i>Disable AF Tx pre-emphasis filter.</i> <i>0=Enable; 1=Disable</i>
<i>REG_2C<14:12></i>	<i>0b011</i>	<i>AF Amplitude Detection Frame Length,(after Pre/De-emphasis)</i> <i>000=0 ms</i> <i>001=4 ms</i> <i>010= 8ms</i> <i>011= 16 ms</i> <i>...</i> <i>111=28 ms</i>
<i>REG_2C<11:6></i>	<i>0b010001</i>	<i>Pre/De-emphasis DRC Time Constant.</i> <i><5:3> for Release Time.</i> <i><2:0> for Attack Time.</i>

		<p><i>000=0 ms</i></p> <p><i>001=6 ms</i></p> <p><i>010=12ms</i></p> <p><i>011=24 ms</i></p> <p><i>100=48 ms</i></p> <p><i>101=96 ms</i></p> <p><i>110=192 ms</i></p> <p><i>111=384 ms</i></p>
<i>REG_2C<5:0></i>	<i>34</i>	<p><i>Pre-emhpasis Gain(dB)</i></p> <p><i>24=0dB</i></p> <p><i>25=1dB</i></p> <p><i>34=10dB</i></p>
<i>REG_2E<9:8></i>	<i>0x10</i>	<p><i>CTCSS/CDCSS Tx Gain2 Tuning (after Gain1).</i></p> <p><i>00=12dB; 01=6dB; 10=0dB; 11=-6dB</i></p>
<i>REG_2F<13:8></i>	<i>24</i>	<p><i>De-emhpasis Gain(dB)</i></p> <p><i>24=0dB</i></p> <p><i>25=1dB</i></p>

		<i>34=10dB</i>
<i>REG_2F<7:5></i>	<i>0b110</i>	<i>Tx Soft Limiter Factor</i> <i>000=bypass</i> <i>...</i> <i>111=hard limit</i>
<i>REG_2F<4:0></i>	<i>24</i>	<i>Tx Soft Limiter Threshold</i> <i>0=0.5</i> <i>..</i> <i>31=0.99</i>
<i>REG_30<15></i>	<i>0</i>	<i>VCO Calibration Enable.</i> <i>1=Enable, 0=Disable</i>
<i>REG_30<13:10></i>	<i>0</i>	<i>Rx Link Enable (include LNA/MIXER/PGA/ADC).</i> <i>1111=Enable, 0000=Disable</i>
<i>REG_30<9></i>	<i>0</i>	<i>AF DAC Enable.</i> <i>1=Enable, 0=Disable.</i>
<i>REG_30<7:4></i>	<i>0</i>	<i>PLL/VCO Enable.</i> <i>1111=Enable, 0000=Disable</i>

<i>REG_30<3></i>	<i>0</i>	<i>PA Gain Enable.</i> <i>1=Enable, 0=Disable</i>
<i>REG_30<2></i>	<i>0</i>	<i>MIC ADC Enable.</i> <i>1=Enable, 0=Disable</i>
<i>REG_30<1></i>	<i>0</i>	<i>Tx DSP Enable.</i> <i>1=Enable, 0=Disable</i>
<i>REG_30<0></i>	<i>0</i>	<i>Rx DSP Enable.</i> <i>1=Enable, 0=Disable</i>
<i>REG_31<3></i>	<i>0</i>	<i>Enable Compander Function.</i> <i>1= Enable; 0=Disable</i>
<i>REG_31<2></i>	<i>0</i>	<i>Enable VOX detection.</i> <i>1=Enable; 0=Disable</i>
<i>REG_31<1></i>	<i>0</i>	<i>Enable Scramble Function.</i> <i>1=Enable; 0=Disable</i>
<i>REG_32<15:14></i>	<i>0b00</i>	<i>Frequency Scan Time.</i> <i>00=0.2 Sec; 01=0.4 Sec; 10=0.8 Sec; 11=1.6 Sec</i>
<i>REG_32<0></i>	<i>0</i>	<i>Frequency Scan Enable.</i>

		<i>1=Enable; 0=Disable.</i>
<i>REG_33<14></i>	<i>1</i>	<i>GPIO6 (PIN28) Output Disable.</i> <i>1=Output Disable; 0=Output Enable.</i>
<i>REG_33<13></i>	<i>1</i>	<i>GPIO5 (PIN29) Output Disable.</i> <i>1=Output Disable; 0=Output Enable.</i>
<i>REG_33<12></i>	<i>1</i>	<i>GPIO4 (PIN30) Output Disable.</i> <i>1=Output Disable; 0=Output Enable.</i>
<i>REG_33<11></i>	<i>1</i>	<i>GPIO3 (PIN31) Output Disable.</i> <i>1=Output Disable; 0=Output Enable.</i>
<i>REG_33<10></i>	<i>1</i>	<i>GPIO2 (PIN32) Output Disable.</i> <i>1=Output Disable; 0=Output Enable.</i>
<i>REG_33<9></i>	<i>1</i>	<i>GPIO1 (PIN1) Output Disable.</i> <i>1=Output Disable; 0=Output Enable.</i>
<i>REG_33<8></i>	<i>1</i>	<i>GPIO0 (PIN2) Output Disable.</i> <i>1=Output Disable; 0=Output Enable.</i>
<i>REG_33<6></i>	<i>0</i>	<i>GPIO6 (PIN28) Output Value.</i>

		<p>1= High when Output Enable; 0=Low when Output Enable.</p>
REG_33<5>	0	<p>GPIO5 (PIN29) Output Value.</p> <p>1= High when Output Enable; 0=Low when Output Enable.</p>
REG_33<4>	0	<p>GPIO4 (PIN30) Output Value.</p> <p>1= High when Output Enable; 0=Low when Output Enable.</p>
REG_33<3>	0	<p>GPIO3 (PIN31) Output Value.</p> <p>1= High when Output Enable; 0=Low when Output Enable.</p>
REG_33<2>	0	<p>GPIO2(PIN32) Output Value.</p> <p>1= High when Output Enable; 0=Low when Output Enable.</p>
REG_33<1>	0	<p>GPIO1 (PIN1) Output Value.</p> <p>1= High when Output Enable; 0=Low when Output Enable.</p>
REG_33<0>	0	<p>GPIO0 (PIN2) Output Value.</p>

		<p>1= High when Output Enable; 0=Low when Output Enable.</p>
REG_34<15:12>	0x0	<p>GPIO3 (PIN31) Output Type Selection.</p> <p>The Definitions is the same as REG_34<3:0>.</p>
REG_34<11:8>	0x0	<p>GPIO2 (PIN32) Output Type Selection.</p> <p>The Definitions is the same as REG_34<3:0>.</p>
REG_34<7:4>	0x0	<p>GPIO1 (PIN1) Output Type Selection.</p> <p>The Definitions is the same as REG_34<3:0>.</p>
REG_34<3:0>	0x0	<p>GPIO0 (PIN2) Output Type Selection.</p> <p>0=High/Low</p> <p>1=Interrupt</p> <p>2=Snuelch</p> <p>3=VoX</p> <p>4=CTCSS/CDCSS Compared Result</p> <p>5=CTCSS Compared Result</p> <p>6=CDCSS Compared Result</p> <p>7=Tail Detected Result</p>

		<p>8=DTMF/5Tone Symbol Received Flag</p> <p>9=CTCSS/CDCSS Digital Wave</p> <p>Others=Reserved</p>
REG_35<11:8>	0x0	<p>GPIO6 (PIN28) Output Type Selection.</p> <p>The Definitions is the same as REG_34<3:0>.</p>
REG_35<7:4>	0x0	<p>GPIO5 (PIN29) Output Type Selection.</p> <p>The Definitions is the same as REG_34<3:0>.</p>
REG_35<3:0>	0x0	<p>GPIO4 (PIN30) Output Type Selection.</p> <p>The Definitions is the same as REG_34<3:0>.</p>
REG_36<15:8>	0	<p>PA Bias output 0~3.2V</p> <p>0x00=0V</p> <p>...</p> <p>0xFF=3.2V</p>
REG_36<7>	0	<p>1=Enable PACTL output; 0=Disable(Output 0 V)</p>
REG_36<5:3>	0b111	<p>PA Gain1 Tuning.</p> <p>111(max)->000(min)</p>
REG_36<2:0>	0b111	<p>PA Gain2 Tuning.</p>

		111(max)->000(min)
REG_37<15>	0	DSP Enable.
REG_37<14:12>	0b001	DSP Voltage Setting.
REG_37<11>	1	ANA LDO Selection. 1=2.7v, 0=2.4v
REG_37<10>	1	VCO LDO Selection. 1=2.7v, 0=2.4v
REG_37<9>	1	RF LDO Selection. 1=2.7v, 0=2.4v
REG_37<8>	1	dac_drv2_en
REG_37<7>	0	ANA LDO Bypass. 1=Bypass, 0=Enable.
REG_37<6>	0	VCO LDO Bypass. 1=Bypass, 0=Enable.
REG_37<5>	0	RF LDO Bypass. 1=Bypass, 0=Enable.
REG_37<4>	0	ANA LDO ENABLE

<i>REG_37<3></i>	<i>0</i>	<i>RF LDO ENABLE</i>
<i>REG_37<2></i>	<i>0</i>	<i>1=Enable, 0=Disable.</i> <i>VCO LDO ENABLE</i>
<i>REG_37<1></i>	<i>0</i>	<i>XTAL Enable.</i> <i>1=Enable, 0=Disable.</i>
<i>REG_37<0></i>	<i>0</i>	<i>Band-Gap Enable.</i> <i>1=Enable, 0=Disable.</i>
<i>REG_38<15:0></i>	<i>0x3A98</i>	<i>Frequency(Hz)= (freq_hi16<16 + freq_lo16)*10</i>
<i>REG_39<15:0></i>	<i>0x0271</i>	
<i>REG_3B<15:0></i>	<i>0x5880</i>	<i>Crystal Frequency Low-16bits. LSB->5Hz</i>
<i>REG_3C<15:8></i>	<i>0x4f</i>	<i>Crystal Frequency High-8bits.</i>
<i>REG_3C<7:6></i>	<i>0b10</i>	<i>Crystal Frequency Mode Selection.</i> <i>00~ =13MHz; 01~ =19.2MHz; 10~ =26MHz;</i> <i>11~ =38.4MHz</i>
<i>REG_3E<15:0></i>	<i>36458</i>	<i>Band Selection Threshold.</i> <i>~ =VCO Max Frequency(Hz)/96/640</i>
<i>REG_3F<15></i>	<i>0</i>	<i>FSK Tx Finished Interrupt Enable.</i>

		<i>1=Enable; 0=Disable.</i>
<i>REG_3F<14></i>	<i>0</i>	<i>FSK FIFO Almost Empty Interrupt Enable.</i> <i>1=Enable; 0=Disable.</i>
<i>REG_3F<13></i>	<i>0</i>	<i>FSK Rx Finished Interrupt Enable.</i> <i>1=Enable; 0=Disable.</i>
<i>REG_3F<12></i>	<i>0</i>	<i>FSK FIFO Almost Full Interrupt Enable.</i> <i>1=Enable; 0=Disable.</i>
<i>REG_3F<11></i>	<i>0</i>	<i>DTMF/5TONE Found Interrupt Enable.</i> <i>1=Enable; 0=Disable.</i>
<i>REG_3F<10></i>	<i>0</i>	<i>CTCSS/CDCSS Tail Found Interrupt Enable.</i> <i>1=Enable; 0=Disable.</i>
<i>REG_3F<9></i>	<i>0</i>	<i>CDCSS Found Interrupt Enable.</i> <i>1=Enable; 0=Disable.</i>
<i>REG_3F<8></i>	<i>0</i>	<i>CDCSS Lost Interrupt Enable.</i> <i>1=Enable; 0=Disable.</i>
<i>REG_3F<7></i>	<i>0</i>	<i>CTCSS Found Interrupt Enable.</i> <i>1=Enable; 0=Disable.</i>

<i>REG_3F<6></i>	<i>0</i>	<i>CTCSS Lost Interrupt Enable.</i> <i>1=Enable; 0=Disable.</i>
<i>REG_3F<5></i>	<i>0</i>	<i>VoX Found Interrupt Enable.</i> <i>1=Enable; 0=Disable.</i>
<i>REG_3F<4></i>	<i>0</i>	<i>VoX Lost Interrupt Enable.</i> <i>1=Enable; 0=Disable.</i>
<i>REG_3F<3></i>	<i>0</i>	<i>Squelch Found Interrupt Enable.</i> <i>1=Enable; 0=Disable.</i>
<i>REG_3F<2></i>	<i>0</i>	<i>Squelch Lost Interrupt Enable.</i> <i>1=Enable; 0=Disable.</i>
<i>REG_3F<1></i>	<i>0</i>	<i>FSK Rx Sync Interrupt Enable.</i> <i>1=Enable; 0=Disable.</i>
<i>REG_40<12></i>	<i>1</i>	<i>Enable RF Tx Deviation.</i> <i>1=Enable; 0=Disable</i>
<i>REG_40<11:0></i>	<i>0x4D0</i>	<i>RF Tx Deviation Tuning (Apply for both in-band signal and sub-audio signal).</i> <i>0=min; 0xFFF=max</i>

<i>REG_43<14:12></i>	<i>0b100</i>	<i>RF filter bandwidth (Apass=0.1dB)</i> <i>000 = 2 kHz</i> <i>001 = 2.5 kHz</i> <i>010 = 3 kHz</i> <i>011 = 3.5 kHz</i> <i>100 = 4kHz</i> <i>101 = 4.5 kHz</i> <i>110 = 5.0kHz</i> <i>111 = 5.5kHz</i> <i>if REG_43<5>=1, RF filter bandwidth *=2;</i>
<i>REG_43<11:9></i>	<i>0b000</i>	<i>RF filter bandwidth when signal is weak</i> <i>(Apass=0.1dB)</i> <i>000 = 2 kHz</i> <i>001 = 2.5 kHz</i> <i>010 = 3 kHz</i> <i>011 = 3.5 kHz</i> <i>100 = 4kHz</i>

		<p>$101 = 4.5 \text{ kHz}$</p> <p><math>110 = \text{4.25 } 5.0 \text{ kHz}</math></p> <p><math>111 = \text{4.55.5 } \text{kHz}</math></p> <p>if $REG_43<5>=1$, RF filter bandwidth *=2;</p>
$REG_43<8:6>$	0b001	<p>AF Tx LPF2 filter Band Width (Apass=1dB) Selection.</p> <p>$100 = 5.5 \text{ kHz}$</p> <p>$101 = 5.0 \text{ kHz}$</p> <p>$110 = 4.5 \text{ kHz}$</p> <p>$111 = 4 \text{ kHz}$</p> <p>$000 = 3 \text{ kHz}$</p> <p>$001 = 2.5 \text{ kHz}$</p> <p>$010 = 2.75 \text{ kHz}$</p> <p>$011 = 3.5 \text{ kHz}$</p>
$REG_43<5:4>$	0b00	<p>BW Mode Selection.</p> <p>$00=12.5k$; $01=6.25k$; $10=25k/20k$</p>
$REG_43<2>$	0	<p>Gain after FM Demodulation.</p> <p>$1=6\text{dB}$; $0=0 \text{ dB}$.</p>

<i>REG_44<15:0></i>	<i>0x9009</i>	<i>300Hz AF Response coefficient for Tx.</i>
<i>REG_45<15:0></i>	<i>0x31a9</i>	<i>300Hz AF Response coefficient for Tx.</i>
<i>REG_46<10:0></i>	<i>0x50</i>	<i>Voice Amplitude Threshold for VOX=1 detect</i>
<i>REG_47<13></i>	<i>1</i>	<i>AF Output Inverse Mode.</i> <i>1=Inverse</i>
<i>REG_47<11:8></i>	<i>0x1</i>	<i>AF Output Selection.</i> <i>0x0=Mute;</i> <i>0x1=Normal AF Out;</i> <i>0x2=Tone Out for Rx (Should enable Tone1 first);</i> <i>0x3=Beep Out for Tx (Should enable Tone1 first and set REG_03[9]=1 to enable AF;</i> <i>0x6=CTCSS/CDCSS Out for Rx Test;</i> <i>0x8=FSK Out for Rx Test;</i> <i>Others=Reserved;</i>
<i>REG_47<0></i>	<i>0</i>	<i>AF Tx Filter Bypass All.</i> <i>1=Bypass All AF Tx filter; 0=Normal.</i>
<i>REG_48<9:4></i>	<i>0x3C</i>	<i>AF Rx Gain2.</i>

		<i>-28dB~3.5dB, 0.5dB/step.</i>
<i>REG_48<3:0></i>	<i>0b1111</i>	<i>AF DAC Gain (after Gain1 and Gain2).</i> <i>1111=max; 0000=min; about 2dB/step</i>
<i>REG_49<15:14></i>	<i>0b00</i>	<i>High/Low Lo Selection.</i> <i>0X=Auto High/Low Lo; 10=Low Lo; 11=High Lo.</i>
<i>REG_49<13:7></i>	<i>0x50</i>	<i>RF AGC High Threshold. LSB-> 1dB</i>
<i>REG_49<6:0></i>	<i>0x30</i>	<i>RF AGC Low Threshold. LSB-> 1dB</i>
<i>REG_7D<6></i>	<i>0</i>	<i>AF Level Controller(ALC) Disable.</i> <i>1=Disable; 0=Enable.</i>
<i>REG_4D<7:0></i>	<i>0x20</i>	<i>Glitch threshold for Squelch =0</i>
<i>REG_4E<15:12></i>	<i>0b0110</i>	<i>Squelch=1 Delay Setting.</i>
<i>REG_4E<11:8></i>	<i>0b1111</i>	<i>Squelch=0 Delay Setting.</i>
<i>REG_4E<7:0></i>	<i>0x08</i>	<i>Glitch threshold for Squelch =1</i>
<i>REG_4F<14:8></i>	<i>0x2F</i>	<i>Ex-noise threshold for Squelch =0</i>
<i>REG_4F<6:0></i>	<i>0x2E</i>	<i>Ex-noise threshold for Squelch =1</i>
<i>REG_50<15></i>	<i>0</i>	<i>Enable AF Tx Mute (for DTMF Tx or other applications).</i>

		<i>1=Mute; 0=Normal</i>
<i>REG_51<15></i>	<i>0</i>	<i>1=Enable Tx CTCSS/CDCSS; 0=Disable</i>
<i>REG_51<14></i>	<i>0</i>	<i>1= GPIO0 (PIN2) Input for CDCSS; 0=Normal Mode.</i>
<i>REG_51<13></i>	<i>0</i>	<i>1=Transmit negative CDCSS code</i> <i>0=Transmit positive CDCSS code</i>
<i>REG_51<12></i>	<i>0</i>	<i>CTCSS/CDCSS mode selection.</i> <i>1=CTCSS, 0=CDCSS</i>
<i>REG_51<11></i>	<i>0</i>	<i>CDCSS 24/23bit selection.</i> <i>1=24bit, 0=23bit</i>
<i>REG_51<10></i>	<i>0</i>	<i>1050Hz Detection Mode.</i> <i>1=1050/4 Detect Enable, CTC1 should be set to 1050/4 Hz</i>
<i>REG_51<9></i>	<i>0</i>	<i>Auto CDCSS Bw Mode.</i> <i>1=Disable; 0=Enable.</i>
<i>REG_51<8></i>	<i>0</i>	<i>Auto CTCSS Bw Mode.</i> <i>0=Enable; 1=Disable</i>
<i>REG_51<6:0></i>	<i>0</i>	<i>CTCSS/CDCSS Tx Gain1 Tuning.</i>

		<i>0=min; 0x7F=max</i>
<i>REG_52<15></i>	<i>0</i>	<p><i>Enable 120/180/240 degree shift CTCSS or 134.4Hz Tail when CDCSS mode. When Rx, you can set this bit=1 to clear CTCSS Phase Shift Detect.</i></p> <p><i>0=Normal, 1=Enable</i></p>
<i>REG_52<14:13></i>	<i>0b00</i>	<p><i>CTCSS tail mode selection (only valid when REG_52<15>=1).</i></p> <p><i>00= for 134.4Hz CTCSS Tail when CDCSS mode.</i></p> <p><i>01= CTCSS0 120°phase shift,</i></p> <p><i>10= CTCSS0 180°phase shift</i></p> <p><i>11= CTCSS0 240°phase shift</i></p>
<i>REG_52<12></i>	<i>0</i>	<p><i>CTCSS Detection Threshold Mode,</i></p> <p><i>1=~0.1%; 0=0.1 Hz</i></p>
<i>REG_52<11:6></i>	<i>0x0A</i>	<i>CTCSS found detect threshold.</i>
<i>REG_52<5:0></i>	<i>0x0F</i>	<i>CTCSS lost detect threshold.</i>
<i>REG_53<13:0></i>	<i>0x11</i>	<p><i>ALC Time Constant.</i></p> <p><i><5:3>for Release Time</i></p> <p><i><2:0>for Attack Time</i></p>

		<p><i>000= 0 ms</i></p> <p><i>001=6 ms</i></p> <p><i>010=12ms</i></p> <p><i>011=24ms</i></p> <p><i>100=48ms</i></p> <p><i>101=96ms</i></p> <p><i>110=192ms</i></p> <p><i>111=384ms</i></p>
<i>REG_53<4:2></i>	<i>4</i>	<p><i>ALC Amplitude Detection Frame Length</i></p> <p><i>000=0 ms</i></p> <p><i>001=2ms</i></p> <p><i>010=4ms</i></p> <p><i>...</i></p> <p><i>100= 14ms</i></p>
<i>REG_54<15:0></i>	<i>0x9009</i>	<i>300Hz AF Response coefficient for Rx.</i>
<i>REG_55<15:0></i>	<i>0x31a9</i>	<i>300Hz AF Response coefficient for Rx.</i>

<i>REG_58<15:13></i>	<i>000</i>	<i>FSK Tx Mode Selection.</i> <i>000 for FSK1.2K and FSK2.4K Tx;</i> <i>001 for FFSK1200/1800 Tx;</i> <i>011 for FFSK1200/2400 Tx;</i> <i>101 for NOAA SAME Tx</i>
<i>REG_58<12:10></i>	<i>000</i>	<i>FSK Rx Mode Selection.</i> <i>000 for FSK1.2K, FSK2.4K Rx and NOAA SAME Rx;</i> <i>111 for FFSK1200/1800 Rx;</i> <i>100 for FFSK1200/2400 Rx;</i>
<i>REG_58<9:8></i>	<i>00</i>	<i>FSK Rx Gain.</i>
<i>REG_58<5:4></i>	<i>00</i>	<i>FSK Preamble Type Selection.</i> <i>11=0xAA; 10=0x55; 00=0xAA or 0x55 due to the</i> <i>MSB of FSK Sync Byte 0.</i>
<i>REG_58<3:1></i>	<i>000</i>	<i>FSK Rx Band Width Setting.</i> <i>100 for FSK 2.4K and FFSK1200/2400;</i> <i>000 for FSK 1.2K;</i> <i>001 for FFSK1200/1800;</i>

		<i>010 for NOAA SAME Rx</i>
<i>REG_58<0></i>	<i>0</i>	<i>FSK Enable.</i> <i>1=Enable; 0=Disable.</i>
<i>REG_59<15></i>	<i>0</i>	<i>Clear TX FIFO, 1=clear</i>
<i>REG_59<14></i>	<i>0</i>	<i>Clear RX FIFO, 1=clear</i>
<i>REG_59<13></i>	<i>0</i>	<i>1=Enable FSK Scramble</i>
<i>REG_59<12></i>	<i>0</i>	<i>1=Enable FSK RX</i>
<i>REG_59<11></i>	<i>0</i>	<i>1=Enable FSK TX</i>
<i>REG_59<10></i>	<i>0</i>	<i>1=Invert FSK data when RX</i>
<i>REG_59<9></i>	<i>0</i>	<i>1=Invert FSK data when TX</i>
<i>REG_59<7:4></i>	<i>0</i>	<i>FSK Preamble Length Selection</i> <i>0=1 byte; 1=2 bytes; 2=3 bytes; ...; 15=16 bytes.</i>
<i>REG_59<3></i>	<i>0</i>	<i>FSK Sync Length Selection.</i> <i>1=4 bytes (FSK Sync Byte 0,1,2,3)</i> <i>0=2 bytes (FSK Sync Byte 0,1)</i>
<i>REG_5A<15:8></i>	<i>0x85</i>	<i>FSK Sync Byte 0 (Sync Byte 0 first, then 1,2,3)</i>
<i>REG_5A<7:0></i>	<i>0xCF</i>	<i>FSK Sync Byte 1</i>

<i>REG_5B<15:8></i>	<i>0xAB</i>	<i>FSK Sync Byte 2</i>
<i>REG_5B<7:0></i>	<i>0x45</i>	<i>FSK Sync Byte 3</i>
<i>REG_5C<6></i>	<i>1</i>	<i>CRC Option Enable.</i> <i>1=Enable; 0=Disable.</i>
<i>REG_5D<15:8></i>	<i>0x0F</i>	<i>FSK Data Length(Byte) Low 8bits(Total 11 bits).</i> <i>For example, 0xF means 16 bytes length.</i>
<i>REG_5D<7:5></i>	<i>0</i>	<i>FSK Data Length(Byte) High 3bits(Total 11 bits).</i>
<i>REG_5E<9:3></i>	<i>64</i>	<i>FSK Tx FIFO (Total 128 Words) Almost Empty Threshold.</i>
<i>REG_5E<2:0></i>	<i>4</i>	<i>FSK Rx FIFO (Total 8 Words) Almost Full Threshold.</i>
<i>REG_5F<15:0></i>	<i>x</i>	<i>FSK Word Input/Output.</i>
<i>REG_62<14:8></i>	<i>Read Only</i>	<i>Signal Strength after RxADC. Lsb->dB</i>
<i>REG_63<7:0></i>	<i>Read Only</i>	<i>Glitch Total Number within about 10ms</i>
<i>REG_64<15:0></i>	<i>Read Only</i>	<i>Voice Amplitude Out.</i>
<i>REG_65<6:0></i>	<i>Read Only</i>	<i>Ex-noise indicator, dB/step. >10kHz AF</i>
<i>REG_66<14:8></i>	<i>Read Only</i>	<i>Upper Channel Relative Power Strength</i>

<i>REG_66<6:0></i>	<i>Read Only</i>	<i>Lower Channel Relative Power Strength</i>
<i>REG_67<8:0></i>	<i>Read Only</i>	<i>0.5dB/step, RSSI (dBm) \sim = REG_67<8:0>/2 – 160.</i>
<i>REG_68<15></i>	<i>Read Only</i>	<i>CTCSS Scan Indicator.</i> <i>1=Busy; 0=Found.</i>
<i>REG_68<12:0></i>	<i>Read Only</i>	<i>CTCSS Frequency.</i> <i>Frequency(Hz)</i> <i>= REG_68<12:0>/20.64888 for 13M/26M XTAL and</i> <i>= REG_68<12:0>/ 20.97152 for</i> <i>12.8M/19.2M/25.6M/38.4M XTAL</i>
<i>REG_69<15></i>	<i>Read Only</i>	<i>CDCSS Scan Indicator.</i> <i>1=Busy; 0=Found.</i>
<i>REG_69<14></i>	<i>Read Only</i>	<i>23 or 24 bit CDCSS Indicator.</i> <i>1=24 bit; 0=23 bit.</i>
<i>REG_69<11:0></i>	<i>Read Only</i>	<i>CDCSS High 12 bits.</i>
<i>REG_6A<11:0></i>	<i>Read Only</i>	<i>CDCSS Low 12 bits.</i>
<i>REG_6E<15:9></i>	<i>Read Only</i>	<i>AF Freq Out, Nout. Freq=Nout*25390.625/Rout</i>

		<i>Or Freq=Nout*25000/Rout for 19.2M/38.4M</i>
<i>REG_6E<8:0></i>	<i>ReadOnly</i>	<i>AF Freq Out, Rout. Freq=Nout*25390.625/Rout</i> <i>Or Freq=Nout*25000/Rout for 19.2M/38.4M</i>
<i>REG_6F<7:0></i>	<i>Read Only</i>	<i>AF Tx/Rx Input Amplitude(dB)</i>
<i>REG_70<15></i>	<i>0</i>	<i>Enable TONE1</i> <i>1=Enable; 0=Disable.</i>
<i>REG_70<14:8></i>	<i>0</i>	<i>TONE1 tuning gain</i>
<i>REG_70<7></i>	<i>0</i>	<i>Enable TONE2</i> <i>1=Enable; 0=Disable.</i>
<i>REG_70<6:0></i>	<i>0</i>	<i>TONE2/FSK tuning gain</i>
<i>REG_71<15:0></i>	<i>0x8517</i>	<i>TONE1/Scramble frequency control word.</i> <i>=freq(Hz)* 10.32444 for XTAL 13M/26M or</i> <i>=freq(Hz)* 10.48576 for XTAL</i> <i>12.8M/19.2M/25.6M/38.4M.</i>
<i>REG_72<15:0></i>	<i>0x2854</i>	<i>TONE2/FSK frequency control word</i> <i>=freq(Hz)* 10.32444 for XTAL 13M/26M or</i>

		$=freq(Hz) * 10.48576 \text{ for XTAL}$ 12.8M/19.2M/25.6M/38.4M.
REG_73<13:11>	0b000	Automatic Frequency Correction(AFC) Range Selection. 000=max; 111=min
REG_73<4>	0	Automatic Frequency Correction(AFC) Disable. 1=Disable; 0=Enable.
REG_74<15:0>	0xf50b	3000Hz AF Response coefficient for Tx.
REG_75<15:0>	0xf50b	3000Hz AF Response coefficient for Rx.
REG_78<15:8>	0x48	RSSI threshold for Squelch=1, 0.5dB/step
REG_78<7:0>	0x46	RSSI threshold for Squelch =0, 0.5dB/step
REG_79<15:11>	8	VoX Detection Interval Time.
REG_79<10:0>	0x40	Voice Amplitude Threshold for VOX=0 detect
REG_7A<15:12>	8	VoX=0 Detection delay, *128ms
REG_7B<15:0>	0xae34	RSSI Table
REG_7C<15:0>	0x8000	RSSI Table

<i>REG_7D<6></i>	<i>0</i>	<i>AF Level Controller(ALC) Disable.</i> <i>1=Disable; 0=Enable.</i>
<i>REG_7D<5:0></i>	<i>0x1c</i>	<i>MIC Sensitivity Tuning.</i> <i>0x00=min; 0x3F=max; 0.5dB/step</i>
<i>REG_7E<15></i>	<i>0</i>	<i>AGC Fix Mode.</i> <i>1=Fix; 0=Auto.</i>
<i>REG_7E<14:12></i>	<i>0b011</i>	<i>AGC Fix Index.</i> <i>011=Max, then 010,001,000,111,110,101,100(min).</i>
<i>REG_7E<5:3></i>	<i>0b101</i>	<i>DC Filter Band Width for Tx (MIC In).</i> <i>000=Bypass DC filter;</i>
<i>REG_7E<2:0></i>	<i>0b110</i>	<i>DC Filter Band Width for Rx (IF In).</i> <i>000=Bypass DC filter;</i>

2. Registers' Default Value

Register	Value(HEX)	Register	Value(HEX)	Register	Value(HEX)	Register	Value(HEX)
REG_00	48x9	REG_20	0000	REG_40	34D0	REG_60	
REG_01		REG_21	06D8	REG_41	81C3	REG_61	
REG_02		REG_22	4D08	REG_42	6b5a	REG_62	
REG_03		REG_23	8410	REG_43	4048	REG_63	
REG_04		REG_24	8C5E	REG_44	9009	REG_64	
REG_05	7819	REG_25	C1BA	REG_45	31A9	REG_65	
REG_06		REG_26	0000	REG_46	A050	REG_66	
REG_07		REG_27	0000	REG_47	6140	REG_67	
REG_08		REG_28	0a00	REG_48	338f	REG_68	
REG_09		REG_29	A600	REG_49	2830	REG_69	
REG_0A		REG_2A	5109	REG_4A	5448	REG_6A	
REG_0B		REG_2B	0000	REG_4B	710d	REG_6B	
REG_0C		REG_2C	3462	REG_4C	A520	REG_6C	
REG_0D		REG_2D	4b18	REG_4D	A020	REG_6D	

<i>REG_0E</i>		<i>REG_2E</i>	<i>9608</i>	<i>REG_4E</i>	<i>6F08</i>	<i>REG_6E</i>	
<i>REG_0F</i>		<i>REG_2F</i>	<i>98d8</i>	<i>REG_4F</i>	<i>2F2E</i>	<i>REG_6F</i>	
<i>REG_10</i>	<i>0038</i>	<i>REG_30</i>	<i>0000</i>	<i>REG_50</i>	<i>0000</i>	<i>REG_70</i>	<i>0000</i>
<i>REG_11</i>	<i>025A</i>	<i>REG_31</i>	<i>0000</i>	<i>REG_51</i>	<i>0000</i>	<i>REG_71</i>	<i>8517</i>
<i>REG_12</i>	<i>037B</i>	<i>REG_32</i>	<i>0244</i>	<i>REG_52</i>	<i>028F</i>	<i>REG_72</i>	<i>2854</i>
<i>REG_13</i>	<i>03DE</i>	<i>REG_33</i>	<i>FF00</i>	<i>REG_53</i>	<i>1130</i>	<i>REG_73</i>	<i>4682</i>
<i>REG_14</i>	<i>0000</i>	<i>REG_34</i>	<i>0000</i>	<i>REG_54</i>	<i>9009</i>	<i>REG_74</i>	<i>F50B</i>
<i>REG_15</i>	<i>8005</i>	<i>REG_35</i>	<i>0000</i>	<i>REG_55</i>	<i>31A9</i>	<i>REG_75</i>	<i>F50B</i>
<i>REG_16</i>	<i>8080</i>	<i>REG_36</i>	<i>003F</i>	<i>REG_56</i>	<i>1021</i>	<i>REG_76</i>	<i>E380</i>
<i>REG_17</i>	<i>7839</i>	<i>REG_37</i>	<i>1F00</i>	<i>REG_57</i>	<i>0000</i>	<i>REG_77</i>	<i>A8FF</i>
<i>REG_18</i>	<i>4525</i>	<i>REG_38</i>	<i>3A98</i>	<i>REG_58</i>	<i>0000</i>	<i>REG_78</i>	<i>4846</i>
<i>REG_19</i>	<i>9041</i>	<i>REG_39</i>	<i>0271</i>	<i>REG_59</i>	<i>0000</i>	<i>REG_79</i>	<i>4040</i>
<i>REG_1A</i>	<i>5850</i>	<i>REG_3A</i>	<i>049A</i>	<i>REG_5A</i>	<i>85CF</i>	<i>REG_7A</i>	<i>889A</i>
<i>REG_1B</i>	<i>2200</i>	<i>REG_3B</i>	<i>5880</i>	<i>REG_5B</i>	<i>AB45</i>	<i>REG_7B</i>	<i>AE34</i>
<i>REG_1C</i>	<i>0000</i>	<i>REG_3C</i>	<i>4F88</i>	<i>REG_5C</i>	<i>56F9</i>	<i>REG_7C</i>	<i>8000</i>
<i>REG_1D</i>	<i>2aab</i>	<i>REG_3D</i>	<i>0000</i>	<i>REG_5D</i>	<i>0F00</i>	<i>REG_7D</i>	<i>E51c</i>
<i>REG_1E</i>	<i>4C51</i>	<i>REG_3E</i>	<i>8E6A</i>	<i>REG_5E</i>	<i>3044</i>	<i>REG_7E</i>	<i>302E</i>



Registers' Default Value

<i>REG_1F</i>	<i>5454</i>	<i>REG_3F</i>	<i>0000</i>	<i>REG_5F</i>		<i>REG_7F</i>	
---------------	-------------	---------------	-------------	---------------	--	---------------	--

修订历史

版本	日期	发布说明
1.0	2023/6/5	首次发布
		•