

# **Phase-Frequency Detector**

# ELECTRICALLY TESTED PER: 5962-8775201

The 12540 is a phase-frequency detector intended for use in systems requiring zero phase and frequency difference at lock. In combination with a voltage controlled oscillator (such as the 1648), it is useful in a broad range of phase-locked loop applications. Operation of this device is identical to that of the Phase Detector #1 of the 4044.

• Operating Frequency = 80 MHz typical

ABSOLUTE MAXIMUM RATINGS	Symbol	Min.	Max.	Units
Supply Voltage	VCC		+7.0	$V_{dc}$
Output Voltage	VOUT		+5.5	$v_{dc}$
Input Voltage	VIN		+5.5	$v_{dc}$
Operating Temperature Range	$T_A$	-55	+125	°C
Storage Temperature Range	T <sub>sta</sub>	-65	+175	∘C

### PIN ASSIGNMENTS

	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
FUNCTION	DIL	BURN-IN
		(CONDITION C)
VCC1	1	GND
NC	2	OPEN
Ū	3	51 $\Omega$ to V <sub>TT</sub>
U	4	51 $\Omega$ to $V_{TT}$
NC	5	OPEN
R	6	2 k $\Omega$ to VTT
VEE	7	Vcc
NC	8	OPEN
V	9	2 k $\Omega$ to VTT
NC	10	OPEN
D	11	51 $\Omega$ to VTT
D	12	51 $\Omega$ to VTT

13

14

OPEN

GND

BURN - IN CONDITIONS: VCC = 6.0 V MAX/ 5.0 V MIN

NC

VCC2

# Military 12540




### **AVAILABLE AS**

1) JAN: N/A


2) SMD: 5962-8775207 3) 883: 12540/BXAJC

X = CASE OUTLINE AS FOLLOWS:

PACKAGE: CERDIP: C



## LOGIC DIAGRAM







Figure 1. Switching Test Circuit

## **Functional Truth Table**

INPUT			OUTPUT		
fA	fB	f <sub>A</sub> > f <sub>B</sub>	fB > fA	f <sub>A</sub> > f <sub>B</sub>	fB > fA
0	0	x	x	×	×
0	1	x	x	х	х
1	1	x	x	x	×
0	1	×	x	×	×
1	1	1	0	0	1
0	1	1	0	0	1
1	1	1	0	0	1
1	0	1	0	0	1
1	1	0	0	1	1
1	0	0	0	1	1
1	1	0	1	1	0
1	0	0	1	1	0
1	1	0	1	1	0
0	1	0	1	1	0
1	1	0	0	1	1

X = DON'T CARE



## NOTES

1. P1, P2:

- a) PRF = 5.0 MHz.
- b) Duty Cycle 50%.
- c)  $t_f = t_f = 1.5 \text{ ns} \pm 0.2 \text{ ns} (10\% \text{ to } 90\%)$

Figure 2. Test Circuit Waveforms

# 12540 QUIESCENT LIMIT TABLE

į		Test	Test Voltage Values (Voits)	alues (Vo	lts)	
Temperature	¥	۸۲	VIHA	VILA	၁၁۸	VEE
TA = 25 °C	+ 4.22	+3.21	+3.895	+3.525	0'5+	0
TA = 125 °C	+ 4.37	+3.24	+4.000	+3.600	+5.0	0
TA = -55 °C	+4.12	+3.14	+3.745	+3.745 +3.490	+5.0	0

Symbol	Parameter			Limits	its			Units		TEST	OLTAGE A	PPLIED TC	TEST VOLTAGE APPLIED TO PINS BELOW	
		25 °C	ပ္	+ 125 °C	၁ ့င	ე. 99 -	ပ္		Pinou	Pinouts referenced are for DIL package, check Pin Assignments	are for DIL s	oackage, ci	heck Pin Assi	gnments
	Functional Parameters:	Subgroup 1	oup 1	Subgroup 2	oup 2	Subgroup 3	e dno			Out	Output Load = 100 k $\Omega$ to + 3.0 V	100 kΩ to	+ 3.0 V	
		Min	Max	Min	Мах	Min	Мах		Ν	R-1	VEE	*	Vcc	P.U.T.
VОН	High Voltage Output	4.07	4.22	4.175	4.37	3.92	4.12	>		3, 4, 11, 12	7	6,9	1, 14	3, 4, 11, 12
VOL	Low Voltage Output	3.21	3.44	3.24	3.515	3.14	3.405	>		3, 4, 11, 12	7	7,9	1, 14	3, 4, 11, 12
VОНА	Threshold Voltage High	4.05	4.22	4.155	4.37	3.90	4.12	>		3, 4, 11, 12	7	7,9	1, 14	3, 4, 11, 12
VOLA	Threshold Voltage Low	3.21	3.46	3.24	3.535	3.14	3.425	>		3, 4, 11, 12	7	7,9	1, 14	3, 4, 11, 12
HNI	Input Current High		320					Υı	6,9		7		1, 14	6,9
ΙΕ	Total Power Supply Current	-115	09-					Ā			7		1, 14	7

**NOTE**: (This device will meet standard MECL logic levels using VEE = -5.2 Vdc and V<sub>CC</sub> = 0V).

1. The outputs of the device must be tested by sequencing through the truth table for VOH, VOL tests.

2. The outputs of the device must be tested by sequencing through the truth table for VOHA, VOLA tests.

All input, power supply, and ground voltages must be maintained between tests.

3. Preconditioning for AC tests is accomplished by applying P1 for a minimum of two pulses prior to P2.

• = Per truth table.

# 12540 QUIESCENT LIMIT TABLE

Toet		ļ.	Test Voltage Values (Volts)	Values (	Volts)	
Temperature	¥	V <sub>I</sub> L	VIHA	VILA	၁၁	VEEL
TA = 25 °C	+ 4.22	+ 3.21	+ 3.895	+ 3.525	+ 2.0	+4.22 +3.21 +3.895 +3.525 +2.0 -3.0 or -3.2
TA = 125 °C	+ 4.37	+ 3.24	+ 4.000	+ 3.600	+ 2.0	+4.37 +3.24 +4.000 +3.600 +2.0 -3.0 or -3.2
TA = -55 °C	+ 4.12	+ 3.14	+ 3.745	+ 3.490	+ 2.0	+4.12 +3.14 +3.745 +3.490 +2.0 -3.0 or -3.2

Symbol	Parameter			Limits	its			Units		TEST VC	TEST VOLTAGE APPLIED TO PINS BELOW	IED TO PINS	BELOW	
		+ 25 °C	င့	+ 125 °C	ည့္ခင	ე. 99 -	ပ္		Pinouts	referenced an	Pinouts referenced are for DIL package, check Pin Assignments	age, check Pi	n Assignmer	ıts
	Functional Parameters:	Subgroup 9	6 dno	Subgroup 10	01 dnc	Subgroup 11	11 dn			Outp	Output Load = 100 k $\Omega$ to 0.0 V	kΩ to 0.0 V		
		Min	Max	Min	Max	Min	Max		Vout	VCCA	٩.	P2	VEEL	P.U.T.
4	Rise Time		3.4		3.8		3.4	su	3, 4, 11, 12	1, 14	6,8	g, 8	7	3, 4, 11, 12
‡-	Fall Time		3.4		3.8		3.4	su	3, 4, 11, 12	1, 14	8,9	8,9	7	3, 4, 11, 12
tpd	Propagation Delay (t6+4+)	0	4.6	0	5.0	0	4.6	Su	3, 4, 11, 12	1, 14	8,9	8,9	7	3, 4, 11, 12
tpd	Propagation Delay (t6+12+)	0	6.0	0	6.6	0	6.0	su	3, 4, 11, 12	1, 14	8,9	8,9	7	3, 4, 11, 12
pdı	Propagation Delay (t6+3-)	0	4.5	0	4.9	0	4.5	su	3, 4, 11, 12	1, 14	8,9	8,9	7	3, 4, 11, 12
pd <sub>1</sub>	Propagation Delay (t6+11-)	0	6.4	0	7.0	0	6.4	Su	3, 4, 11, 12	1, 14	8,9	8,9	2	3, 4, 11, 12
pd	Propagation Delay (t9+11+)	0	4.6	0	5.0	0	4.6	su	3, 4, 11, 12	1, 14	6'8	8,9	7	3, 4, 11, 12
pd	Propagation Delay (t9+3+)	0	0.9	0	9.9	0	0.9	su	3, 4, 11, 12	1, 14	8,9	8,9	7	3, 4, 11, 12
tpd	Propagation Delay (t9+12-)	0	4.5	0	4.9	0	4.5	su	3, 4, 11, 12	1, 14	8,9	6'8	7	3, 4, 11, 12
t pg	Propagation Delay (t9+4+)	0	6.4	0	7.0	0	6.4	Su	3, 4, 11, 12	1, 14	8,9	8,9	7	3, 4, 11, 12