

OpenROAD – ASIC Design Exploration and a path for Rapid Innovation

Novel Integrated Electronics (NINE) Labs Indian Institute of Technology Guwahati


Indira Iyer Almeida, OpenROAD team member
Head of Customer Success - Precision Innovations inc.
Jan 18, 2024

<https://theopenroadproject.org>
www.precisioninno.com



Innovation: A Key Driver for the Semiconductor Industry

- Innovation is the driver for growth and to meet the demands of the Semiconductor Industry
 - Current Size \$600B, > \$1T by 2030
 - Indian semiconductor Industry is poised to grow to \$55B -2026 to \$85B in 2030
 - source Deloitte, 2023
- Geo-political stability
 - Supply chain resilience
 - National security





Source Statista – 2023



What Drives Innovation in Semiconductors?

- Market demands- Fast, New, Cheap
 - Efficient ways of building products- lower costs, higher efficiency, better quality
 - boom-bust cycles hard to predict
- Better technology, tools and design methodologies
 - Performance, Power, Costs
 - Smaller, higher density
- Complex functions on the SoC
 - Faster computation, better memory design, microarchitectures
 - Better integration, packaging
- Rapid Demand for AI Chips
 - Global AI chip market size valued at \$14.9 billion in 2022, CAGR of 40.5% from 2023 to 2030 to around \$227.6 billion by 2030. – source xresearch
 - Demand for AI chips
 - Faster, energy-efficient chips
 - Wireless, Automotive, HPC, Computation




Exploring Chip design – Tools must track Process Innovation

Moore's law: The number of transistors per microprocessor

The number of transistors that fit into a microprocessor. The observation that the number of transistors on an integrated circuit doubles approximately every two years is called Moore's law¹.


Our World
in Data



Source: Karl Rupp, Microprocessor Trend Data (2022)

OurWorldinData.org/technological-change • CC BY

1. Moore's law: Moore's law is the observation that the number of transistors in a dense integrated circuit doubles about every two years, because of improvements in production. Read more: What is Moore's Law?




source OpenAI


- Moore's law – Every two years chips double as cost/transistor sizes reduces
 - Driving principle for the Chip industry to produce smaller, faster and more power devices
- ASIC and SoC design methodology – key inflection point in 2000s
 - Increased functional integration, increases complexity in EDA software
 - Design flow, Database, analyses, verification, packaging
 - Disparate tools from vendors, expert software and hardware engineers

Challenges to Innovation in Chip Design

- Innovate or Stagnate – Chips are the bedrock of the semiconductor industry
- What is blocking Innovation?
 - Costs, Expertise, Uncertainties, Schedule constraints
 - EDA tools focus on delivering to the latest technology node
 - Failed to take advantage of computational resources- Cloud, advanced processors, GPUs
 - OpenROAD architected for scale- capacity, computational efficiency- exploit parallelism




A. Olofsson, ISPD-2018



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten
New plot and data collected for 2010-2017 by K. Rupp

ASIC Design - Microarchitecture is crucial

- Microarchitecture – Organization of high-level components
 - Processors, datapath, memory, input/output interfaces, and control units.
 - Determines how the functional logic will perform in Physical design
- Goals – Achieve design targets- performance, power, area, with high confidence before final implementation
- Iterative process -> Model, Simulate, Analyze
 - Explore model and design configurations to achieve good physical design
 - Predict early design target feasibility



Identify performance bottlenecks

Finding parts of the design that limit overall performance



Reduce power consumption

Decreasing power usage to extend battery life




Improve reliability

Increasing robustness and lifetime of the chip

Key Factors for a Good ASIC Architecture

- Design decisions are based on targets, constraints and tradeoffs
- ASIC Microarchitectural considerations:
 - Technology choice – early in the flow, manage variability, manufacturing
 - Performance-
 - Pipeline depth, throughput, potential hazards (e.g., data hazards, control hazards)
 - Clock – f_{max} , timing-constraints, distribution
 - parallelize – Instruction, data, pipelines, workloads
 - multi-processor cores
 - Memory hierarchy
 - Data access, storage, cache levels, subsystems- optimize access times, bottlenecks
 - Power –clock gating, multiple power domains, operating modes, voltage and frequency scaling
 - Area, Utilization- Minimize area, higher density
 - Costs – design, manufacturing, rework

OpenROAD Advantages for Design Exploration




- Deploys “Shift left” Strategy in Semiconductor design - Shift important design decisions earlier in the design stage for early problem identification, good starting point for PD, reduce iterations, accelerate TTM
 - Early design exploration for a good microarchitecture and overall accuracy
- Key advantages for hardware designers
 - Automation- tools, scripts, continuous integration to reduce manual effort
 - No licensing limits, limitless runs, distribution, parallelization
 - Some EDA tools are licensed based on the number of cores or machines they can use concurrently. This results in an inefficient use of processor cores and hence limits achievable speed in execution of EDA workloads that can be parallelized.
 - Rapid analyses of design decisions at any stage of the design

Design Partitioning – TritonPart large designs


- **Goals**
 - Break design (hypergraph) into manageable sizes (partitions) to optimize design targets and ease design process
 - Reduce min cut size- number of nets crossing in between partitions
 - A smaller cut size typically leads to more compact and efficient layouts, with fewer signals crossing over , reducing wirelength, inter-block delays etc.
 - Balanced partition size with min cut- optimal number of vertices, hyperedges
 - Modern Partitioning algorithms (hMETIS) have intrinsic limitations
 - Scalability or large designs, large computation time, works well only for certain applications, sensitive to input parameters etc.
- **TritonPart/par** : State-of-the-art multiple-constraints driven partitioning
 - Supports both hypergraph and netlist partitioning
 - User-defined constraints priority – cost function
 - Timing-driven
 - Min-cuts
 - Balanced weights
 - Embedded- aware
- **OpenROAD advantages for design partitioning**
 - Designers can explore best ways to partition using multi-tool options to and achieve design objectives
 - Explore trade-offs across multi-objectives- area, performance, and power with priorities
 - Easy to design hierarchically and concurrently
 - Integrated into the flow- directly analyze impact on floorplan, Physical design
 - Scalable for large designs, multiple SoC architectures - for 3DIC and Chiplet based flows

Automatic Macroplacement – Hier-RTLMP/mpl2


- Macro Placement is important for good design quality but difficult and often needs human expertise
- **Hier-RTLMP is a hierarchical macro placer that exploits logical awareness for faster and better placement in designs with a large > 100 macros**
 - Uses RTL logical hierarchy for dataflow by selectively merging and dissolving logical modules
 - Transforms **multi-level** hierarchy for physical implementation with full constraint-awareness (pin access, notch avoidance etc) for timing and routability
 - Automatic clustering- Two-step cluster shaping process for improved runtime and QOR




Post-placement layout



Pin access regions*




Post-routing layout




Top-level bus planning

Early results are promising

- TABLA01 (GF12) 760 macros



Hier-RTLMP (postRoute)



Commercial Macro Placer (postRoute)


Macro Placer	Std Cell Area (mm^2)	Power (mW)	WNS (ns)	TNS (ns)
Hier-RTLMP	0.160	640	-0.085	-0.417
Comm	0.165	689	-0.370	-92.246

OpenROAD is optimal for Cloud-based EDA workloads

- COPILOT -Deploys cloud and compute resources intelligently to enhance runtime performance of the distributed router
- Hyperscalers like AWS are pro-actively building use cases based on open EDA

Open-Source Chip Design on AWS- source AWS

Solution location: <https://aws.amazon.com/solutions/scale-out-computing-on-aws/>
<https://github.com/aws-labs/scale-out-computing-on-aws>



SaaS Site for Cloud-based Projects


The screenshot displays the OpenROAD SaaS web interface in a browser window. The browser tabs show 'localhost:5173/vnc' and 'ross-saas-testing.precisioninno.com'. The address bar shows 'ross-saas-testing.precisioninno.com/openroad'. The interface includes a top navigation bar with 'OpenROAD Flow Docs' and a user profile 'Ross Addinall (Logout)'. The main content area is divided into several panels:

- PROJECT MANAGER:** Shows the project 'AES_GF180' with a 'VARIANT: base' and a list of files including 'timescale.v', 'aes_cipher_top.v', 'aes_inv_cipher_top.v', 'aes_inv_sbox.v', 'aes_key_expand_128.v', 'aes_rcon.v', and 'aes_sbox.v'. It also shows 'Constraints', 'Configuration', 'Synthesis', 'Floorplan', and 'Custom' sections.
- FLOW MANAGER:** Displays a list of steps in the design flow, including 'Setup [0]', 'Synthesis [1]', 'Floorplan [2]', 'Place [3]', 'CTS [4]', 'Routing [5]', and 'Finishing [6]'. Each step has a sub-list of tasks.
- ACTIVE LOG VIEWER:** Shows the output of the '3_5_OPENDPLOG' step, including detailed place max_capacitance_check_slack, max_slew_violation_count, max_fanout_violation_count, max_cap_violation_count, setup_violation_count, hold_violation_count, detailed place critical path delay, and detailed place slack div critical path delay.
- SCREENSHOT VIEWER:** Displays a final routing visualization of the chip design, showing a dense grid of cells and interconnects.

The bottom of the interface shows a status bar with 'Design area 785245 u*2 36% utilization.', 'Elapsed time: 0:10.28[h]:min:sec. CPU time: user 9.91 sys 0.13 (97%). Peak memory: 248076K.', and a footer with '© Copyright 2023 Precision Innovations' and 'Privacy Contact' links.


Machine learning- Next Frontier for Innovation in Chip design

- Areas of Application:
 - **Design Space Exploration - AutoTuner**
 - Dimensionality reduction by feature selection
 - Flow stages- placement, routing
 - Flow Orchestration, script generation
 - Performance Prediction- PPAC
 - Multi-objective optimization- tradeoffs
 - Algorithmic exploration
 - Design assistance
 - Computational efficiency- resource allocation
- OpenROAD has the right infrastructure for ML-based design to enable and scale
 - Algorithmic expertise
 - Python based APIs – for faster data-generation
 - Metrics capture and tracking
 - Fostering creation of testbenches and other datasets for learning
 - Collaborative mindset with other researchers and industry tools
 - ChatEDA, NVIDIA CircuitOps




AutoTuner – ML-based Design Exploration

Verilog
+ libraries,
constraints



GDSII
final
layout



Best human-tuned flow
vs.
Auto-tuned (no-human-in-loop) flow

23% improvement in fmax
45% less power

Testcase: ibex lowRISC core in SKY130HD

Automatic Hyperparameter Tuning

- Design space exploration depends on careful selection of goals and metrics- real-time monitoring and visualization
 - Design parameters and constraints determine optimization and accuracy of PPA



```
1 {  
2 "GP_  
3 "DP_  
4 "LAY_  
5 "PLA_  
6 "FLA_  
7 "PIN_  
8 "CTS_  
9 "CTS_  
10 "GR_  
11 }
```

1,058,298,



Continuous PPA improvement

- Track, analyze for continuous improvement
- <https://dashboard.theopenroadproject.org/>
- Continuous Integration and regression testing
 - The head is always stable
- Enable users to track PPA through Github Workflows
 - Tests will fail if PPA degrades
 - Results are updated proactively when they improve to lock in changes



Thanks

We appreciate the opportunity to collaborate with the Indian Institute of Technology Guwahati!