

A

B

C


D

A

B

C

D



TITLE:	OHMv1 MASTER R0.0 TEENSY_SECTION		
VOIDRON CO.			
DESIGN BY:	AS / MK	FILE:	OHMv1_MASTER_R0.0_SCH
RELEASE:	28-DEC-2023	SHEET:	1 OF 5

1

2

3

4

5

6

A

B

C




D

A

B

C

D



TITLE:	OHMv1 MASTER R0.0 ISOLATION_SECTION		
VOIDRON CO.			
DESIGN BY:	AS / MK	FILE:	Split_Board_PartA
RELEASE:	28-DEC-2023	SHEET:	2 OF 5

1

2

3

4

5

6

A

B

C

D

1





2

3

4

5

6



A

B

C

D

1

2

3

4

5

6

TITLE:	OHMv1 MASTER R0.0 POWER_SECTION		
VOIDRON CO.			
DESIGN BY:	AS / MK	FILE:	OHMv1_MASTER_R0.0_SCH
RELEASE:	28-DEC-2023	SHEET:	3 OF 5

A

B

C













D

A

B

C

D



ADC_1

TITLE:	OHMv1 MASTER R0.0 ADC1_SECTION		
VOIDRON CO.			
DESIGN BY:	AS / MK	FILE:	OHMv1_MASTER_R0.0_SCH
RELEASE:	28-DEC-2023	SHEET:	4 OF 5

A

B

C











D

A



B

C

D



ADC_2



TITLE:		OHMv1 MASTER R0.0 ADC2_SECTION	
VOIDRON CO.			
DESIGN BY:	AS / MK	FILE:	OHMv1_MASTER_R0.0_SCH
RELEASE:	28-DEC-2023	SHEET:	5 OF 5