# ECS 409/609 Assignment 1 Structural (Gate-Level) Assignment Solutions

Kunwar Arpit Singh

Submission Deadline: September 8, 2025
For code repository of this assignment: **OVerilog Assignments** 

## 1. Problem 1

## Problem statement

Implement a structural Verilog model for a 3-input AND gate and a 3-input OR gate.

# Verilog source (structural)

3-input AND Gate

```
module and_gate_3_input (input A, input B, input C, output Y);
wire w1;
and g1(w1, A, B);
and g2(Y, w1, C);
endmodule
```

3-input OR Gate

```
module or_gate_3_input (input A, input B, input C, output Y);
wire w1;
or g1(w1, A, B);
or g2(Y, w1, C);
endmodule
```

## Testbench

3-input AND Gate

```
module and_gate_3_input_tb;
reg A, B, C;
wire Y;
reg [8*24-1:0] name;

and_gate_3_input dut (.A(A), .B(B), .C(C), .Y(Y));

initial begin
```

```
name = "\_Kunwar\_Arpit\_Singh\_22185";
9
         $dumpfile("assign1_problem1_and_gate_3_input.vcd");
10
         $dumpvars(1, and_gate_3_input_tb);
11
12
         $display("Kunwar_Arpit_Singh");
13
         display("A_{\sqcup}|_{\sqcup}B_{\sqcup}|_{\sqcup}C_{\sqcup}|_{\sqcup}Y");
14
         $display("----");
15
         A = 0; B = 0; C = 0; #10;
16
         $display("%bu|u%bu|u%bu|u%b", A, B, C, Y);
17
         A = 0; B = 0; C = 1; #10;
18
         19
         A = 0; B = 1; C = 0; #10;
20
21
         A = 0; B = 1; C = 1; #10;
22
         $display("%b_|_%b_|_%b_|_%b", A, B, C, Y);
23
         A = 1; B = 0; C = 0; #10;
24
         25
        A = 1; B = 0; C = 1; #10;
26
         $\display(\\b_\|\\\b_\|\\\b_\|\\\\b\\\, A, B, C, Y);
27
         A = 1; B = 1; C = 0; #10;
         29
         A = 1; B = 1; C = 1; #10;
30
         31
32
         $finish;
      end
34
  endmodule
35
```

#### 3-input OR Gate

```
module or_gate_3_input_tb;
1
2
     reg A, B, C;
     wire Y;
3
     reg [8*24-1:0] name;
     or_gate_3_input dut(.A(A), .B(B), .C(C), .Y(Y));
6
     initial begin
        name = "_Kunwar_Arpit_Singh_22185";
8
        $display("Kunwar_Arpit_Singh");
        $dumpfile("assign1_problem1_or_gate_3_input.vcd");
10
        $dumpvars(1, or_gate_3_input_tb);
11
12
        $display("Kunwar_Arpit_Singh");
13
        $display("A_||_B_||_C_||_Y");
14
        $display("----");
15
16
        A = 0; B = 0; C = 0; #10;
17
        18
        A = 0; B = 0; C = 1; #10;
19
        20
21
        A = 0; B = 1; C = 0; #10;
```

```
A = 0; B = 1; C = 1; #10;
23
      24
      A = 1; B = 0; C = 0; #10;
25
      26
      A = 1; B = 0; C = 1; #10;
27
      28
      A = 1; B = 1; C = 0; #10;
29
      A = 1; B = 1; C = 1; #10;
31
      $display("%b_|\_\%b_\|\_\%b_\|\_\%b", A, B, C, Y);
32
33
      $finish;
34
35
    end
 endmodule
```

3-input AND Gate

3-input OR Gate

# **Output Screenshots**

Terminal output (3-input AND Gate)



# GTKWave waveform(3-input AND Gate)



Terminal output (3-input OR Gate)

GTKWave waveform (3-input OR Gate)



#### Problem statement

Implement a structural Verilog model for a 4-bit magnitude comparator.

# Verilog source (structural)

```
module comparator_1_bit(input A, input B, output eq, output gt, output lt);
      xnor(eq, A, B);
2
      and(gt, A, ~B);
3
      and(lt, ~A, B);
   endmodule
5
6
   module comparator_4_bit(input [3:0] A, input [3:0] B, output a_eq_b, output
      a_gt_b, output a_lt_b);
      wire [3:0] eq, gt, lt;
8
      comparator_1_bit comp0(A[0], B[0], eq[0], gt[0], lt[0]);
10
      comparator_1_bit comp1(A[1], B[1], eq[1], gt[1], lt[1]);
11
      comparator_1_bit comp2(A[2], B[2], eq[2], gt[2], lt[2]);
12
      comparator_1_bit comp3(A[3], B[3], eq[3], gt[3], lt[3]);
13
14
      assign a_eq_b = eq[0] & eq[1] & eq[2] & eq[3];
15
      assign a_gt_b = gt[0] | (eq[0] & gt[1]) | (eq[0] & eq[1] & gt[2]) | (eq[0]
16
          & eq[1] & eq[2] & gt[3]);
      assign a_lt_b = lt[0] | (eq[0] & lt[1]) | (eq[0] & eq[1] & lt[2]) | (eq[0]
17
          & eq[1] & eq[2] & lt[3]);
   endmodule
```

## Testbench

Testbench (All the 256 possible inputs): This testbench shows all the 256 combinations of inputs and only the GTKWave is shown in this report.

```
module comparator_4_bit_tb;
      reg [3:0] A, B;
2
      wire a_eq_b;
3
      wire a_gt_b;
      wire a_lt_b;
       integer i, j;
6
      comparator_4_bit dut (.A(A), .B(B), .a_eq_b(a_eq_b), .a_gt_b(a_gt_b), .
          a_lt_b(a_lt_b));
      reg [8*24-1:0] name;
       initial begin
10
          name = "_Kunwar_Arpit_Singh_22185";
11
          $display("Kunwar_Arpit_Singh");
12
          $dumpfile("assign1_problem2_comparator_4_bit.vcd");
13
          $dumpvars(1, comparator_4_bit_tb);
14
```

```
15
          $display("Kunwar_Arpit_Singh");
          $display("A____|_B___|_A_==__B__|_A_>_B__|_A_<_B");
17
          $display("----");
18
19
          for (i = 0 ; i < 16 ; i = i+1) begin
20
              for (j = 0 ; j < 16 ; j = j+1) begin
21
                  A = i;
22
                  B = j;
23
                  #10;
24
                  $display("%bu|u%bu|uuu%bu|uuu%bu|uuu%b", A, B, a_eq_b, a_gt_b,
25
                     a_lt_b);
26
              end
          end
27
       end
28
   endmodule
29
```

## Testbench (Specific outputs (For Clarity))

```
module comparator_4_bit_tb;
1
      reg [3:0] A, B;
2
      wire a_eq_b;
      wire a_gt_b;
      wire a_lt_b;
5
      integer i, j;
6
      comparator_4_bit dut (.A(A), .B(B), .a_eq_b(a_eq_b), .a_gt_b(a_gt_b), .
7
          a_lt_b(a_lt_b));
      reg [8*24-1:0] name;
9
      initial begin
10
          name = "_Kunwar_Arpit_Singh_22185";
11
          $display("Kunwar_Arpit_Singh");
12
          $dumpfile("assign1_problem2_comparator_4_bit_small.vcd");
13
          $dumpvars(1, comparator_4_bit_tb);
14
15
          $display("Kunwar_Arpit_Singh");
16
          $display("A____|_B___|_A_==_B__|_A_>_B__|_A_<_B");
17
          $display("----"):
18
19
          A = 4'b1010; B = 4'b1010; #10;
20
          $\display(\\b_\|_\\b_\|_\\b_\|_\\b_\\\\\\\b\\\, A, B, a_eq_b, a_gt_b, a_lt_b);
21
          A = 4'b1010; B = 4'b1011; #10;
22
          $display("%bu|u%bu|u%bu|u%bu|u%b", A, B, a_eq_b, a_gt_b, a_lt_b);
23
          A = 4'b0000; B = 4'b1111; #10;
24
          $display("%bu|u%bu|u%bu|u%bu|u%b", A, B, a_eq_b, a_gt_b, a_lt_b);
25
          A = 4'b1111; B = 4'b1111; #10;
26
          27
          $finish;
28
      end
29
   endmodule
30
```

Specific outputs (For Clarity)


# **Output Screenshots**

Terminal output(Specific outputs (For Clarity))

GTKWave waveform (All the 256 possible inputs)



GTKWave waveform (Specific outputs (For Clarity))



## Problem statement

Develop a structural Verilog model for a half adder and subtractor using basic gates and a full adder/subtractor using basic gates.

# Verilog source (structural)

Half Adder

#### Full Adder

```
'include "assign1_problem3_half_adder.v"

module full_adder(input A, input B, input CIN, output SUM, output COUT);

wire SUM1, CARRY1, CARRY2;

half_adder HA1(A, B, SUM1, CARRY1);

half_adder HA2(SUM1, CIN, SUM, CARRY2);

or g1(COUT, CARRY1, CARRY2);

endmodule
```

#### Half Subtractor

```
module half_subtractor (input A, input B, output diff, output borrow_out);
    xor g1(diff, A, B);
    wire not_A;
    not g2(not_A, A);
    and g3(borrow_out, not_A, B);
    endmodule
```

#### Full Subtractor

```
'include "assign1_problem3_half_subtractor.v"

module full_subtractor (input A, input B, input borrow_in, output diff, output
    borrow_out);

wire diff1, borrow1, borrow2;

half_subtractor hs1 (.A(A), .B(B), .diff(diff1), .borrow_out(borrow1));

half_subtractor hs2 (.A(diff1), .B(borrow_in), .diff(diff), .borrow_out(
    borrow2));

or g1(borrow_out, borrow1, borrow2);

endmodule

'include "assign1_problem3_half_subtractor.v"

module "assign1_problem3_half_subtractor.v"

horrow_in, output diff, output

borrow_out(borrow_1);

conditional conditi
```

## Testbench

Half Adder

```
module half_adder_tb;
reg A, B;
wire SUM, CARRY;
```

```
reg [8*24-1:0] name;
4
    half_adder dut (A, B, SUM, CARRY);
6
    initial begin
       name = "_Kunwar_Arpit_Singh_22185";
8
       $display("Kunwar_Arpit_Singh");
       $dumpfile("assign1_problem3_half_adder.vcd");
10
       $dumpvars(1, half_adder_tb);
11
       $display("Kunwar_Arpit_Singh");
12
       $display("A_|_B_|_CARRY_|_SUM");
13
       $display("----"):
14
15
       A = 0 ; B = 0 ; #10;
16
       17
       A = 0 ; B = 1 ; #10;
18
       19
       A = 1 ; B = 0 ; #10;
20
       21
       A = 1 ; B = 1 ; #10;
22
       23
       $finish;
24
    end
25
  endmodule
26
```

#### Full Adder

```
module full_adder_tb;
      reg A, B, CIN;
2
      wire SUM, COUT;
3
      integer i;
4
      reg [8*24-1:0] name;
5
      full_adder dut (A, B, CIN, SUM, COUT);
6
      initial begin
         name = "_Kunwar_Arpit_Singh_22185";
         $display("Kunwar_Arpit_Singh");
         $dumpfile("assign1_problem3_full_adder.vcd");
10
         $dumpvars(1, full_adder_tb);
11
         $display("Kunwar_Arpit_Singh");
12
         $display("A_B_CIN_|_SUM_COUT");
13
         $display("----");
14
         for (i = 0; i < 8; i = i + 1) begin
15
            \{A, B, CIN\} = i;
16
17
             18
         end
19
         $finish;
20
      end
21
  endmodule
```

#### Half Subtractor

```
module half_subtractor_tb;
reg A, B;
```

```
wire diff, borrow_out;
3
    reg [8*24-1:0] name;
    half_subtractor dut(A, B, diff, borrow_out);
5
6
    initial begin
7
       name = "_Kunwar_Arpit_Singh_22185";
       $display("Kunwar_Arpit_Singh");
       $dumpfile("assign1_problem3_half_subtractor.vcd");
10
       $dumpvars(1, half_subtractor_tb);
11
       $display("A□|□B□|□diff□|□borrow_out");
12
       $display("----");
13
       A = 0 ; B = 0 ; #10;
14
       15
       A = 0; B = 1; #10;
16
       17
       A = 1 ; B = 0 ; #10;
18
       19
       A = 1 ; B = 1 ; #10;
20
       21
       $finish;
22
    end
23
  endmodule
24
```

#### Full Subtractor

```
module full_subtractor_tb;
1
2
      reg A, B, borrow_in;
3
      wire diff, borrow_out;
      integer i;
      reg [8*24-1:0] name;
6
      full_subtractor dut (.A(A), .B(B), .borrow_in(borrow_in), .diff(diff), .
          borrow_out(borrow_out));
      initial begin
10
          name = "_Kunwar_Arpit_Singh_22185";
11
          $display("Kunwar_Arpit_Singh");
12
          $dumpfile("assign1_problem3_full_subtractor.vcd");
13
          $dumpvars(1, full_subtractor_tb);
14
15
          $display("\Lambda A\Lambda \|\Lambda \]\Lambda borrow_in\Lambda \|\Lambda diff\Lambda \|\Lambda borrow_out");
16
          $display("----");
17
18
          for (i = 0; i < 8; i = i + 1) begin
19
              \{A, B, borrow_in\} = i;
20
              #10;
21
              22
                 diff, borrow_out);
          end
23
24
          $finish;
      end
25
```

endmodule

26

## **Output** in Terminal

## Half Adder

## Full Adder

## Half Subtractor

```
Kunwar Arpit Singh
VCD info: dumpfile assign1_problem3_half_subtractor.vcd opened for output.

A | B | diff | borrow_out

------

0 | 0 | 0 | 0 | 0

0 | 1 | 1 | 1

1 | 0 | 1 | 0

1 | 1 | 0 | 0
```

#### Full Subtractor

```
Kunwar Arpit Singh
VCD info: dumpfile assign1_problem3_full_subtractor.vcd opened for output.

A | B | borrow_in | diff | borrow_out

------

0 | 0 | 0 | 0 | 0 | 0

0 | 0 | 1 | 1 | 1

0 | 1 | 0 | 1 | 1

8 | 0 | 1 | 1 | 0 | 1
```

# **Output Screenshots**

Terminal output (Half Adder)

## Terminal output (Full Adder)

```
Kunwar Arpit Singh
VCD info: dumpfile assign1_problem3_full_adder.vcd opened for output.
Kunwar Arpit Singh
A B CIN | SUM COUT
0001
         0
             0
001
         1
             0
010
             0
0 1 1
         0
             1
100
             0
101
             1
110
             1
```

## Terminal output (Half Subtractor)

```
Kunwar Arpit Singh

VCD info: dumpfile assign1_problem3_half_subtractor.vcd opened for output.

A | B | diff | borrow_out

-----
0 | 0 | 0 | 0
0 | 1 | 1 | 1
1 | 0 | 1 | 0
1 | 1 | 0 | 0
```

Terminal output (Full Subtractor)

	dumpfi	le assign1	_problem3_full_subtractor.vcd opened for output.   borrow_out
0   0	0	0	- 0
0   0	1	1	1
0   1	0		1
0   1	1	0	1
1   0	0	1	0
1   0	1	0	0
1   1	0	0	0
1   1	1	1 1	1


GTKWave waveform (Half Adder)




GTKWave waveform (Full Adder)



GTKWave waveform (Half Subtractor)



GTKWave waveform (Full Subtractor)



## Problem statement

Implement a structural Verilog model for a 4-to-1 multiplexer and 3-to-8 decoder.

# Verilog source (structural)

4-to-1 multiplexer

```
module mux_4_to_1(input [3:0] d_in, input[1:0] s, output y);
      wire s0_not, s1_not;
      wire w0, w1, w2, w3;
3
      not(s0_not, s[0]);
5
      not(s1_not, s[1]);
      and(w0, d_in[0], s0_not, s1_not);
      and(w1, d_in[1], s[0], s1_not);
      and(w2, d_in[2], s0_not, s[1]);
10
      and(w3, d_in[3], s[0], s[1]);
11
12
      or(y, w0, w1, w2, w3);
13
   endmodule
```

3-to-8 decoder

```
module decoder_3_to_8(input [2:0] d, output [7:0] y);
2
      wire d0_not, d1_not, d2_not;
3
      not (d0_not, d[0]);
      not (d1_not, d[1]);
      not (d2_not, d[2]);
7
      and (y[0], d0_not, d1_not, d2_not);
      and (y[1], d[0], d1_not, d2_not);
10
      and (y[2], d0_not, d[1], d2_not);
11
      and (y[3], d[0], d[1], d2_not);
12
      and (y[4], d0_not, d1_not, d[2]);
13
      and (y[5], d[0], d1_not, d[2]);
14
      and (y[6], d0_not, d[1], d[2]);
15
      and (y[7], d[0], d[1], d[2]);
16
17
   endmodule
```

## Testbench

4-to-1 multiplexer

```
module mux_4_to_1_tb;
reg [3:0] d_in;
```

```
reg [1:0] s;
3
          wire y;
          reg [8*24-1:0] name;
 5
 6
          mux_4_to_1 dut(.d_in(d_in), .s(s), .y(y));
 7
          initial begin
               name = "\( Kunwar\)Arpit\( Singh\)22185";
10
               $display("Kunwar_Arpit_Singh");
11
               $dumpfile("assign1_problem4_mux_4_to_1.vcd");
12
               $dumpvars(1, mux_4_to_1_tb);
13
14
               d_{in} = 4'b1010;
15
               \frac{1}{2} \sin (\sin x) = \sin x
16
               $display("----");
17
               s = 2'b00; #10;
18
               display("_{\sqcup}\%b_{\sqcup}|_{\sqcup}\%b_{\sqcup}(d0)", s[1], s[0], y);
19
               s = 2'b01; #10;
20
               display("_{\sqcup}\%b_{\sqcup}|_{\sqcup}\%b_{\sqcup}|_{\sqcup\sqcup}\%b_{\sqcup}(d1)", s[1], s[0], y);
21
               s = 2'b10; #10;
22
               display("_{\sqcup}\%b_{\sqcup}|_{\sqcup}\%b_{\sqcup}|_{\sqcup\sqcup}\%b_{\sqcup}(d2)", s[1], s[0], y);
23
               s = 2'b11; #10;
24
               display("_{\sqcup}\%b_{\sqcup}|_{\sqcup}\%b_{\sqcup}|_{\sqcup\sqcup}\%b_{\sqcup}(d3)", s[1], s[0], y);
25
26
               d_{in} = 4'b0101;
27
               display("s1_{\sqcup}|_{\sqcup}s0_{\sqcup}|_{\sqcup}y_{\sqcup}(selected_{\sqcup}data)");
               $display("----");
29
               s = 2'b00; #10;
30
               display("_{\sqcup}\%b_{\sqcup}|_{\sqcup}\%b_{\sqcup}(d0)", s[1], s[0], y);
31
               s = 2'b01; #10;
32
               display("_{\sqcup}\%b_{\sqcup}|_{\sqcup}\%b_{\sqcup}|_{\sqcup\sqcup}\%b_{\sqcup}(d1)", s[1], s[0], y);
33
               s = 2'b10; #10;
34
               display("_{\sqcup}\%b_{\sqcup}|_{\sqcup}\%b_{\sqcup}|_{\sqcup\sqcup}\%b_{\sqcup}(d2)", s[1], s[0], y);
35
               s = 2'b11; #10;
36
               display("_{\sqcup}\%b_{\sqcup}|_{\sqcup}\%b_{\sqcup}|_{\sqcup\sqcup}\%b_{\sqcup}(d3)", s[1], s[0], y);
37
38
               d_{in} = 4'b1111;
               display("s1_{\sqcup}|_{\sqcup}s0_{\sqcup}|_{\sqcup}y_{\sqcup}(selected_{\sqcup}data)");
40
               $display("----");
41
               s = 2'b00; #10;
42
               display("_{\sqcup}\%b_{\sqcup}|_{\sqcup}\%b_{\sqcup}|_{\sqcup\sqcup}\%b_{\sqcup}(d0)", s[1], s[0], y);
43
               s = 2'b01; #10;
44
               display("_{\sqcup}\%b_{\sqcup}|_{\sqcup}\%b_{\sqcup}(d1)", s[1], s[0], y);
               s = 2'b10; #10;
46
               display("_{\sqcup}\%b_{\sqcup}|_{\sqcup}\%b_{\sqcup}(d2)", s[1], s[0], y);
47
               s = 2'b11; #10;
48
               display("_{\sqcup}\%b_{\sqcup}|_{\sqcup}\%b_{\sqcup}|_{\sqcup}\%b_{\sqcup}(d3)", s[1], s[0], y);
49
50
               $finish;
51
          end
52
    endmodule
```

#### 3-to-8 decoder (Using Registers)

```
module decoder_3_to_8_tb;
 1
             reg[2:0] d;
 2
             wire[7:0] y;
 3
             reg [8*24-1:0] name;
 4
             decoder_3_to_8 dut (d, y);
 6
              initial begin
                     name = "∟Kunwar∟Arpit∟Singh∟22185";
 9
                     $display("Kunwar_Arpit_Singh");
10
                     $dumpfile("assign1_problem4_3_to_8_decoder.vcd");
11
                     $dumpvars(1, decoder_3_to_8_tb);
12
13
                     $display("d2u|ud1u|ud0u||uy7u|uy6u|uy5u|uy4u|uy3u|uy2u|uy1u|uy0");
14
                     $display("----");
15
                     d = 3'b000; #10;
16
                     17
                            [2], d[1], d[0], y[7], y[6], y[5], y[4], y[3], y[2], y[1], y[0]);
                     d = 3'b001; #10;
18
                     19
                            [2], d[1], d[0], y[7], y[6], y[5], y[4], y[3], y[2], y[1], y[0]);
                     d = 3'b010; #10;
20
                     21
                            [2], d[1], d[0], y[7], y[6], y[5], y[4], y[3], y[2], y[1], y[0]);
                     d = 3'b011; #10;
22
                     $\display(\\b_{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\unneq\underline{\underline{\underline{\underline{\underline{\
23
                            [2], d[1], d[0], y[7], y[6], y[5], y[4], y[3], y[2], y[1], y[0]);
                     d = 3'b100; #10;
24
                     25
                            [2], d[1], d[0], y[7], y[6], y[5], y[4], y[3], y[2], y[1], y[0]);
                     d = 3'b101; #10;
                     27
                            [2], d[1], d[0], y[7], y[6], y[5], y[4], y[3], y[2], y[1], y[0]);
                     d = 3'b110; #10;
28
                     $display("%b__|_%b__|_%b__||_%b__|_%b__|_%b__|_%b__|_%b__|_%b__|_%b__|_%b__|_%b", d
29
                            [2], d[1], d[0], y[7], y[6], y[5], y[4], y[3], y[2], y[1], y[0]);
                     d = 3'b111; #10;
30
                     $display("%b__|_%b__|_%b__||_%b__|_%b__|_%b__|_%b__|_%b__|_%b__|_%b__|_%b__|_%b", d
31
                            [2], d[1], d[0], y[7], y[6], y[5], y[4], y[3], y[2], y[1], y[0]);
              end
32
      endmodule
33
```

#### 3-to-8 decoder (Using 1-bit at a time)

```
module decoder_3_to_8_tb;
reg d0, d1, d2;
wire y0, y1, y2, y3, y4, y5, y6, y7;
reg [8*24-1:0] name;
decoder_3_to_8 dut (.d({d2, d1, d0}), .y({y7, y6, y5, y4, y3, y2, y1, y0}))
;
```

```
initial begin
  7
                                   name = "_Kunwar_Arpit_Singh_22185";
                                   $display("Kunwar_Arpit_Singh");
  9
                                   $dumpfile("assign1_problem4_3_to_8_decoder.vcd");
10
                                   $dumpvars(1, decoder_3_to_8_tb);
11
12
                                   $\display(\d2\|\ud1\|\ud0\|\|\uy7\|\uy6\|\uy5\|\uy4\|\uy3\|\uy2\|\uy1\|\uy0\");
13
                                   $display("----"):
14
                                   d0 = 1'b0; d1 = 1'b0; d2 = 1'b0; #10;
 15
                                   16
                                              , d1, d0, y7, y6, y5, y4, y3, y2, y1, y0);
                                   d0 = 1'b1; d1 = 1'b0; d2 = 1'b0; #10;
17
                                   $\display(\\b_{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underl
18
                                              , d1, d0, y7, y6, y5, y4, y3, y2, y1, y0);
                                   d0 = 1'b0; d1 = 1'b1; d2 = 1'b0; #10;
19
                                   20
                                               , d1, d0, y7, y6, y5, y4, y3, y2, y1, y0);
                                   d0 = 1'b1; d1 = 1'b1; d2 = 1'b0; #10;
21
                                   22
                                               , d1, d0, y7, y6, y5, y4, y3, y2, y1, y0);
                                   d0 = 1'b0; d1 = 1'b0; d2 = 1'b1; #10;
23
                                   $\display(\\b_{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underl
24
                                              , d1, d0, y7, y6, y5, y4, y3, y2, y1, y0);
                                   d0 = 1'b1; d1 = 1'b0; d2 = 1'b1; #10;
25
                                   26
                                              , d1, d0, y7, y6, y5, y4, y3, y2, y1, y0);
                                  d0 = 1'b0; d1 = 1'b1; d2 = 1'b1; #10;
27
                                   28
                                               , d1, d0, y7, y6, y5, y4, y3, y2, y1, y0);
                                   d0 = 1'b1; d1 = 1'b1; d2 = 1'b1; #10;
29
                                   30
                                               , d1, d0, y7, y6, y5, y4, y3, y2, y1, y0);
                       end
31
          endmodule
32
```

4-to-1 multiplexer

## 3-to-8 decoder (Using Registers)

## 3-to-8 decoder (Using 1-bit at a time)

# **Output Screenshots**

## Terminal output(4-to-1 multiplexer)

```
Kunwar Arpit Singh
VCD info: dumpfile assign1 problem4 mux 4 to 1.vcd opened for output.
s1 | s0 | y (selected data)
0 | 0 | 0 (d0)
0 | 1 |
         1 (d1)
1 | 0 |
         0 (d2)
1 | 1 | 1 (d3)
s1 | s0 | y (selected data)
0 | 0 | 1 (d0)
  | 1 |
         0 (d1)
1 | 0 | 1 (d2)
1 | 1 | 0 (d3)
s1 | s0 | y (selected data)
 0 | 0 | 1 (d0)
0 | 1 | 1 (d1)
 1 | 0 | 1 (d2)
   1 1
         1 (d3)
```

## Terminal output(3-to-8 decoder (Using Registers))

```
Kunwar Arpit Singh
VCD info: dumpfile assign1_problem4_3_to_8_decoder.vcd opened for output
d2 | d1 | d0 || y7 | y6 | y5 | y4 | y3 | y2 | y1 | y0
      0
          | 0 0 0 0 0 0 0 0 0 0 1
          || 0
              |0|0|
                      0 |
                         0 | 0 | 1
  | 1
      0 10
                0 | 0
                      0
                          0
  | 1
      | 1 || 0
                0 | 0
                      0
                             0
  0
      0
          || 0
                0 | 0
                          0
                             0 |
  0
              0 1
      | 1 || 0
                     10 | 0 | 0 | 0
                                  10
  | 1 | 1
          || 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0
```

Terminal output(3-to-8 decoder (Using 1-bit at a time))

Kunwar Arpit Singh
VCD info: dumpfile assign1_problem4_3_to_8_decoder.vcd opened for output
d2   d1   d0    y7   y6   y5   y4   y3   y2   y1   y0
0   0   0     0   0   0   0   0   0   1
0   0   1     0   0   0   0   0   1   0
0   1   0     0   0   0   0   1   0   0
0   1   1     0   0   0   0   1   0   0
1   0   0     0   0   1   0   0   0   0
1   0   1     0   0   1   0   0   0   0
1   1   0     0   1   0   0   0   0   0
1   1   1     1   0   0   0   0   0   0


Terminal output(4-to-1 multiplexer)



GTKWave waveform (3-to-8 decoder (Using Registers))

Signals	Waves							
Time	10	sec 20	sec 30	sec 40	sec 50	sec 60		sec 80 sec
name[191:0]	Kunwar Arpi	t Singh 2218	5					
d[2:0]	000	001	010	011	100	101	110	111
y[7:0]	00000001	00000010	00000100	00001000	00010000	00100000	01000000	10000000

GTKWave waveform (3-to-8 decoder (Using 1-bit at a time))



## Problem statement

Create a structural Verilog model for a 4-bit barrel shifter with (1-bit and 2-bit) left and right shift.

# Verilog source (structural)

```
module barrel_shifter_4bit (input [3:0] A, input [1:0] sel, input dir, output
      [3:0] out);
      wire [3:0] left1, left2;
2
      wire [3:0] right1, right2;
3
      wire [3:0] sel_left, sel_right;
      assign left1 = {A[2:0], 1'b0};
      assign left2 = {A[1:0], 2'b00};
      assign sel_left = (sel == 2'b00) ? A :(sel == 2'b01) ? left1 : left2;
10
      assign right1 = {1'b0, A[3:1]};
11
      assign right2 = {2'b00, A[3:2]};
12
13
      assign sel_right = (sel == 2'b00) ? A :(sel == 2'b01) ? right1 : right2;
14
15
      assign out = (dir == 0) ? sel_left : sel_right;
16
   endmodule
```

## Testbench

```
module barrel_shifter_4bit_tb;
       reg [3:0] A;
2
       reg [1:0] sel;
3
       reg dir;
4
       wire [3:0] out;
       reg [8*24-1:0] name;
       barrel_shifter_4bit dut (.A(A), .sel(sel), .dir(dir), .out(out));
       initial begin
10
            name = "_Kunwar_Arpit_Singh_22185";
11
12
            $display("Kunwar_Arpit_Singh");
13
            $dumpfile("assign1_problem5_barrel_shifter_tb.vcd");
14
            $dumpvars(1, barrel_shifter_4bit_tb);
15
16
            $display("A<sub>□</sub>|<sub>□</sub>dir<sub>□</sub>|<sub>□</sub>Shift<sub>□</sub>by<sub>□</sub>|<sub>□</sub>out");
17
            $display("----");
19
            A = 4'b1011; dir = 0; sel = 2'b00; #10;
20
```

```
21
     A = 4'b1011; dir = 0; sel = 2'b01; #10;
22
      23
     A = 4'b1011; dir = 0; sel = 2'b10; #10;
24
      25
      A = 4'b1011; dir = 1; sel = 2'b00; #10;
26
      $display("%bu|urightu|u%0duuuu|u%b", A, sel, out);
27
      A = 4'b1011; dir = 1; sel = 2'b01; #10;
      29
      A = 4'b1011; dir = 1; sel = 2'b10; #10;
30
      31
      $finish;
32
33
    end
 endmodule
```

# **Output Screenshots**

Terminal output (Barrel Shifter)

```
Kunwar Arpit Singh
VCD info: dumpfile assign1_problem5_barrel_shifter_tb.vcd opened for output
A | dir | Shift by | out
1011
        left
                    1011
1011
        left
                    0110
1011
                    1100
        left
1011
                    1011
       right
1011 I
               1
                   0101
       right
1011 | right
                    0010
```

GTKWave waveform (Barrel Shifter)

## Problem statement

Create a structural Verilog model for a simple-bit ALU that supports addition, subtraction, multiplication, logical AND, logical OR, and logical XOR. Use Op-Code to specify the operation.

## Verilog source (structural)

```
module half_adder(input A, input B, output SUM, output CARRY);
       xor(SUM, A, B);
3
       and(CARRY, A, B);
   endmodule
6
   module full_adder(input A, input B, input CIN, output SUM, output COUT);
7
       wire SUM1, CARRY1, CARRY2;
       half_adder HA1(A, B, SUM1, CARRY1);
10
11
       half_adder HA2(SUM1, CIN, SUM, CARRY2);
12
13
       or g1(COUT, CARRY1, CARRY2);
14
   endmodule
15
16
   module mux_8_to_1_bit (input d0, d1, d2, d3, d4, d5, d6, d7, input [2:0] sel,
17
       output out);
       wire s0not, s1not, s2not;
18
       wire w0, w1, w2, w3, w4, w5, w6, w7;
19
       not (s0not, sel[0]);
20
       not (s1not, sel[1]);
21
       not (s2not, sel[2]);
22
23
       and(w0, d0, s2not, s1not, s0not);
24
       and(w1, d1, s2not, s1not, sel[0]);
25
       and(w2, d2, s2not, sel[1], s0not);
26
       and(w3, d3, s2not, sel[1], sel[0]);
27
       and(w4, d4, sel[2], s1not, s0not);
28
       and(w5, d5, sel[2], s1not, sel[0]);
29
       and(w6, d6, sel[2], sel[1], s0not);
30
       and(w7, d7, sel[2], sel[1], sel[0]);
31
32
       or(out, w0, w1, w2, w3, w4, w5, w6, w7);
33
34
   endmodule
35
36
   module four_bit_adder(input [3:0] A, input [3:0] B, input CARRYIN, output
37
       [3:0] SUM, output CARRYOUT);
38
       wire C1, C2, C3;
39
```

```
40
       full_adder FAO(A[0], B[0], CARRYIN, SUM[0], C1);
41
       full_adder FA1(A[1], B[1], C1, SUM[1], C2);
42
       full_adder FA2(A[2], B[2], C2, SUM[2], C3);
43
       full_adder FA3(A[3], B[3], C3, SUM[3], CARRYOUT);
44
   endmodule
45
46
   module four_bit_subtractor (input [3:0] A, input [3:0] B, output [3:0]
47
       DIFFERENCE);
       wire [3:0] B_COMPLEMENT;
48
       wire CARRYOUT;
49
       not (B_COMPLEMENT[0], B[0]);
50
       not (B_COMPLEMENT[1], B[1]);
51
       not (B_COMPLEMENT[2], B[2]);
52
       not (B_COMPLEMENT[3], B[3]);
53
54
       four_bit_adder SUBTRACTOR_ADDER (A, B_COMPLEMENT, 1'b1, DIFFERENCE,
55
           CARRYOUT);
   endmodule
56
57
   module four_by_four_multiplier (
58
       input [3:0] A,
59
       input [3:0] B,
60
       output [7:0] PRODUCT
61
   );
62
       wire [3:0] PPO, PP1, PP2, PP3;
63
64
       and (PPO[0], A[0], B[0]);
65
       and (PPO[1], A[1], B[0]);
66
       and (PPO[2], A[2], B[0]);
67
       and (PP0[3], A[3], B[0]);
68
       and (PP1[0], A[0], B[1]);
70
       and (PP1[1], A[1], B[1]);
71
       and (PP1[2], A[2], B[1]);
72
       and (PP1[3], A[3], B[1]);
73
74
       and (PP2[0], A[0], B[2]);
75
       and (PP2[1], A[1], B[2]);
76
       and (PP2[2], A[2], B[2]);
77
       and (PP2[3], A[3], B[2]);
78
79
       and (PP3[0], A[0], B[3]);
80
       and (PP3[1], A[1], B[3]);
81
       and (PP3[2], A[2], B[3]);
82
       and (PP3[3], A[3], B[3]);
83
84
       wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11;
85
       wire s1, s2, s3, s4, s5, s6;
87
       assign PRODUCT[0] = PP0[0];
```

```
89
       half_adder HA1 (PPO[1], PP1[0], PRODUCT[1], c1);
90
91
       full_adder FA1 (PP0[2], PP1[1], c1, s1, c2);
92
       half_adder HA2 (s1, PP2[0], PRODUCT[2], c3);
93
94
       full_adder FA2 (PP0[3], PP1[2], c2, s2, c4);
95
       full_adder FA3 (s2, PP2[1], c3, PRODUCT[3], c5);
97
       full_adder FA4 (PP1[3], PP2[2], c4, s3, c6);
98
       full_adder FA5 (s3, PP3[0], c5, PRODUCT[4], c7);
99
100
       full_adder FA6 (PP2[3], PP3[1], c6, s4, c8);
101
       full_adder FA7 (s4, c7, 1'b0, PRODUCT[5], c9);
102
103
       full_adder FA8 (PP3[2], c8, c9, PRODUCT[6], c10);
104
105
       full_adder FA9 (PP3[3], c10, 1'b0, PRODUCT[7], c11);
106
107
    endmodule
108
109
110
   module four_bit_and (input [3:0] A, input [3:0] B, output [3:0] out);
111
       and(out[0], A[0], B[0]);
112
       and(out[1], A[1], B[1]);
113
       and(out[2], A[2], B[2]);
       and(out[3], A[3], B[3]);
115
   endmodule
116
117
   module four_bit_or(input [3:0] A, input [3:0] B, output [3:0] out);
118
       or(out[0], A[0], B[0]);
       or(out[1], A[1], B[1]);
120
       or(out[2], A[2], B[2]);
121
       or(out[3], A[3], B[3]);
122
    endmodule
123
124
   module four_bit_xor(input [3:0] A, input [3:0] B, output [3:0] out);
125
       xor(out[0], A[0], B[0]);
126
       xor(out[1], A[1], B[1]);
127
       xor(out[2], A[2], B[2]);
128
       xor(out[3], A[3], B[3]);
129
    endmodule
130
   module simple_alu_4_bit (input [3:0] A, input [3:0] B, input [2:0] OpCode,
132
       output [7:0] out);
       wire [7:0] ADDER_OUT;
133
       wire [7:0] SUBTRACTOR_OUT;
134
       wire [7:0] MULTIPLIER_OUT;
135
       wire [7:0] AND_OUT;
136
       wire [7:0] OR_OUT;
137
       wire [7:0] XOR_OUT;
138
```

```
wire CARRYOUT;
139
       four_bit_adder adder_unit(A, B, 1'b0, ADDER_OUT[3:0], CARRYOUT);
141
       four_bit_subtractor subtractor_unit(A, B, SUBTRACTOR_OUT[3:0]);
142
       four_by_four_multiplier multiplier_unit(A, B, MULTIPLIER_OUT);
143
       four_bit_and and_unit(A, B, AND_OUT[3:0]);
144
       four_bit_or or_unit(A, B, OR_OUT[3:0]);
145
       four_bit_xor xor_unit(A, B, XOR_OUT[3:0]);
146
147
       assign ADDER_OUT[7:4] = {3'b000, CARRYOUT};
148
       assign SUBTRACTOR_OUT[7:4] = 4'b0;
149
       assign AND_OUT[7:4] = 4'b0;
150
       assign OR_OUT[7:4] = 4'b0;
151
       assign XOR_OUT[7:4] = 4'b0;
153
       mux_8_to_1_bit MUXO (ADDER_OUT[0], SUBTRACTOR_OUT[0], MULTIPLIER_OUT[0],
154
           AND_OUT[0], OR_OUT[0], XOR_OUT[0], 1'b0, 1'b0, OpCode, out[0]);
       mux_8_to_1_bit MUX1 (ADDER_OUT[1], SUBTRACTOR_OUT[1], MULTIPLIER_OUT[1],
155
           AND_OUT[1], OR_OUT[1], XOR_OUT[1], 1'b0, 1'b0, OpCode, out[1]);
       mux_8_to_1_bit MUX2 (ADDER_OUT[2], SUBTRACTOR_OUT[2], MULTIPLIER_OUT[2],
           AND_OUT[2], OR_OUT[2], XOR_OUT[2], 1'b0, 1'b0, OpCode, out[2]);
       mux_8_to_1_bit MUX3 (ADDER_OUT[3], SUBTRACTOR_OUT[3], MULTIPLIER_OUT[3],
157
           AND_OUT[3], OR_OUT[3], XOR_OUT[3], 1'b0, 1'b0, OpCode, out[3]);
       mux_8_to_1_bit MUX4 (ADDER_OUT[4], SUBTRACTOR_OUT[4], MULTIPLIER_OUT[4],
158
           AND_OUT[4], OR_OUT[4], XOR_OUT[4], 1'b0, 1'b0, OpCode, out[4]);
       mux_8_to_1_bit MUX5 (ADDER_OUT[5], SUBTRACTOR_OUT[5], MULTIPLIER_OUT[5],
           AND_OUT[5], OR_OUT[5], XOR_OUT[5], 1'b0, 1'b0, OpCode, out[5]);
       mux_8_to_1_bit MUX6 (ADDER_OUT[6], SUBTRACTOR_OUT[6], MULTIPLIER_OUT[6],
160
           AND_OUT[6], OR_OUT[6], XOR_OUT[6], 1'b0, 1'b0, OpCode, out[6]);
161
       mux_8_to_1_bit MUX7 (ADDER_OUT[7], SUBTRACTOR_OUT[7], MULTIPLIER_OUT[7],
           AND_OUT[7], OR_OUT[7], XOR_OUT[7], 1'b0, 1'b0, OpCode, out[7]);
   endmodule
```

## Testbench


```
module simple_alu_4_bit_tb;
1
      reg [3:0] A;
2
      reg [3:0] B;
3
      reg [2:0] OpCode;
      wire signed [7:0] out;
      reg [8*24-1:0] name;
6
      simple_alu_4_bit dut (.A(A), .B(B), .OpCode(OpCode), .out(out));
8
       initial begin
10
          name = "_Kunwar_Arpit_Singh_22185";
11
          $display("Kunwar_Arpit_Singh");
12
          $dumpfile("assign1_problem6_ALU_tb.vcd");
13
          $dumpvars(1, simple_alu_4_bit_tb);
14
15
```

```
A = 4'b0001;
16
         B = 4'b0011;
17
18
         display("A=%d,_B=%d", A, B);
19
         $display("----");
20
         21
            Operation_|_Output(Binary)_|_Output(Decimal)");
         $display("----"):
23
         OpCode = 3'b000; #10;
24
         $display("%buuuu | uuu%duu | uuu%buu | uuu%duu | uuu%buu | uuuADDu | uuu%buu | uuu%d"
25
             , A, A, B, B, OpCode, out, $signed(out[3:0]));
         OpCode = 3'b001; #10;
26
         $display("%buuuu | uuu%duu | uuu%buu | uuu%duu | uuu%buu | uuuSUBu | uuu%buu | uuu%d"
27
             , A, A, B, B, OpCode, out, $signed(out[3:0]));
         OpCode = 3'b010; #10;
28
         $display("%کیریی ایبی، ایب
29
            , A, A, B, B, OpCode, out, $signed(out[3:0]));
         OpCode = 3'b011; #10;
30
         $display("%buuuu | uuu%duu | uuu%buu | uuu%duu | uuu%buu | uuuANDu | uuu%buu | uuu%d"
31
             , A, A, B, B, OpCode, out, $signed(out[3:0]));
         OpCode = 3'b100; #10;
32
         $display("%کیریی ایریی ایری المی ایری المی ایری المی ایری المی ایری ایری ایری ایری ایری ایری المی ایری المی ال
33
             , A, A, B, B, OpCode, out, $signed(out[3:0]));
         OpCode = 3'b101; #10;
34
         35
             , A, A, B, B, OpCode, out, $signed(out[3:0]));
36
37
         A = 4'b1000;
38
         B = 4'b0011;
39
         $display("A=%d, _B=%d", A, B);
41
         $display("----");
42
         43
            Operation_|_Output(Binary)_|_Output(Decimal)");
         $display("-----"):
44
45
         OpCode = 3'b000; #10;
46
         $display("%buuuu | uuu%duu | uuu%buu | uuu%duu | uuu%buu | uuuADDu | uuu%buu | uuu%d"
47
             , A, A, B, B, OpCode, out, $signed(out));
         OpCode = 3'b001; #10;
48
         $display("%buuuu | uuu%duu | uuu%buu | uuu%duu | uuu%buu | uuuSUBu | uuu%buu | uuu%d"
             , A, A, B, B, OpCode, out, $signed(out));
         OpCode = 3'b010; #10;
50
         51
            , A, A, B, B, OpCode, out, $signed(out));
         OpCode = 3'b011; #10;
52
         $display("%buuuu | uuu%duu | uuu%buu | uuu%duu | uuu%buu | uuuANDu | uuu%buu | uuu%d"
             , A, A, B, B, OpCode, out, $signed(out));
         OpCode = 3'b100; #10;
54
```

```
Kunwar Arpit Singh
   VCD info: dumpfile assign1_problem6_ALU_tb.vcd opened for output.
   A = 1, B = 3
   A (Binary & Decimal) | B (Binary & Decimal) | OpCode | Operation | Output(
      Binary) | Output(Decimal)
6
   0001 | 1 | 0011 | 3 | 000 | ADD | 00000100 | 4
7
   0001 | 1 | 0011 | 3 | 001 | SUB | 00001110 | -2
   0001 | 1 | 0011 | 3 | 010 | MUL | 00000011 | 3
   0001 | 1 | 0011 | 3 | 011 | AND | 00000001 | 1
   0001 | 1 | 0011 | 3 | 100 | OR | 00000011 | 3
11
   0001 | 1 | 0011 | 3 | 101 | XOR | 00000010 | 2
12
   A = 8. B = 3
13
14
   A (Binary & Decimal) | B (Binary & Decimal) | OpCode | Operation | Output(
15
      Binary) | Output(Decimal)
16
   1000 | 8 | 0011 | 3 | 000 | ADD | 00001011 | 11
17
   1000 | 8 | 0011 | 3 | 001 | SUB | 00000101 | 5
18
   1000 | 8 | 0011 | 3 | 010 | MUL | 00011000 | 24
19
   1000 | 8 | 0011 | 3 | 011 | AND | 00000000 | 0
   1000 | 8 | 0011 | 3 | 100 | OR | 00001011 | 11
   1000 | 8 | 0011 | 3 | 101 | XOR | 00001011 | 11
```

# **Output Screenshots**

Terminal output (Simple-bit ALU)



## GTKWave waveform (Simple-bit ALU)

