ECS 409/609 Assignment 2 Behavioral Based Assignment Solutions

Kunwar Arpit Singh

Submission Deadline: September 10, 2025
For code repository of this assignment: **OVerilog Assignments**

1. Problem 1

Problem statement

Write behavioral verilog code to multiply a 4-bit input by 2.

Verilog source (Behavioral)

```
module multiply_4_bit_by_2 (input [3:0] A, output [4:0] out);
assign out = A << 1;
endmodule</pre>
```

Testbench

```
module multiply_4_bit_by_2_tb;
       reg [3:0] A;
2
       wire [4:0] out;
3
       reg [8*24-1:0] name;
       multiply_4_bit_by_2 dut (.A(A), .out(out));
       initial begin
           $display("Kunwar_Arpit_Singh");
          name = "_Kunwar_Arpit_Singh_22185";
10
           $dumpfile("assign2_problem1_4_bit_multiply_by_2.vcd");
11
           $dumpvars(1, multiply_4_bit_by_2_tb);
12
           $display("Kunwar_Arpit_Singh");
13
14
           display("A_{\sqcup}(Binary_{\sqcup}\&_{\sqcup}Decimal)_{\sqcup}|_{\sqcup}Output(Binary)_{\sqcup}|_{\sqcup}Output(Decimal)");
15
           $display("-----");
16
17
          A = 4'b0000; #10;
           $display("%b____|___\d___|___\b___|___\d", A, A, out, out);
19
           A = 4'b0001; #10;
20
```

```
$display("%b____|___,d___|___,b___|___,d", A, A, out, out);
21
           A = 4'b0010; #10;
22
           $display("%b____|___%d___|____%b___|____%d", A, A, out, out);
23
           A = 4'b0011; #10;
24
           $display("%b____|___\%d___|___\%b___|___\%d", A, A, out, out);
25
           A = 4'b0100; #10;
26
           $display("%b____|___%d___|____%b___|____%d", A, A, out, out);
27
           A = 4'b0101; #10;
           $display("%b____|___\%d___|___\%b___|___\%d", A, A, out, out);
29
           A = 4'b0110; #10;
30
           $display("%b____|___\%d___|___\%b___|___\%d", A, A, out, out);
31
           A = 4'b0111; #10;
32
           $display("%b____|___%d___|____%b___|____%d", A, A, out, out);
33
           A = 4'b1000; #10;
34
           $display("%b____|___\d___|___\b___|___\d", A, A, out, out);
35
           A = 4'b1001; #10;
36
           $display("%b____|___,d___|___,b___|___,d", A, A, out, out);
37
           A = 4'b1010; #10;
38
           $display("%b____|___%d___|____%b___|____%d", A, A, out, out);
39
           A = 4'b1011; #10;
           $display("%b____|___\%d___|___\%b___|___\%d", A, A, out, out);
41
           A = 4'b1100; #10;
42
           $display("%b____|___%d___|____%b___|____%d", A, A, out, out);
43
           A = 4'b1101; #10;
44
           $display("%b____|___%d___|____%b___|____%d", A, A, out, out);
45
           A = 4'b1110; #10;
           $display("%b____|___\d___|___\b___|___\d", A, A, out, out);
47
           A = 4'b1111; #10;
48
           $display("%b____|___,d___|___,b___|___,d", A, A, out, out);
49
           $finish;
50
       end
   endmodule
```

```
VCD info: dumpfile assign2_problem1_4_bit_multiply_by_2_tb.vcd opened for
      output.
  Kunwar Arpit Singh
2
  A (Binary & Decimal) | Output(Binary) | Output(Decimal)
  0000 | 0 | 00000 | 0
  0001 | 1 | 00010 | 2
  0010 | 2 | 00100 | 4
  0011 | 3 | 00110 | 6
  0100 | 4 | 01000 |
  0101 | 5 | 01010 | 10
  0110 | 6 | 01100 | 12
11
  0111 | 7 | 01110 | 14
12
  1000 | 8 | 10000 | 16
13
  1001 | 9 | 10010 | 18
```

```
      15
      1010 | 10 | 10100 | 20

      16
      1011 | 11 | 10110 | 22


      17
      1100 | 12 | 11000 | 24

      18
      1101 | 13 | 11010 | 26

      19
      1110 | 14 | 11100 | 28

      20
      1111 | 15 | 11110 | 30
```

Terminal output



GTKWave waveform



Problem statement

Implement a behavioral verilog code for a 4-to-2 encoder and 2-to-4 decoder.

Verilog source (Behavioral)

4-to-2 Encoder:

2-to-4 Decoder:

Testbench

4-to-2 Encoder:

This testbench shows two tables one for only the valid cases for 4 to 2 encoder and the second for all the cases for 4 to 2 encoder.

```
module encoder_4_to_2_tb;
       reg [3:0] A;
2
       wire [1:0] out;
3
       reg [8*24-1:0] name;
       encoder_4_to_2 dut (.A(A), .out(out));
       initial begin
           name = "\_Kunwar\_Arpit\_Singh\_22185";
           $dumpfile("assign2_problem2_encoder_4_to_2.vcd");
10
           $dumpvars(1, encoder_4_to_2_tb);
11
           $display("Kunwar_Arpit_Singh");
12
           $display("Output_\( for_\) only_\( the_\) valid_\( cases_\) for_\( 4\) to_\( 2\) encoder");
13
           display("A_{\sqcup}(Binary_{\sqcup}\&_{\sqcup}Decimal)_{\sqcup}|_{\sqcup}Output(Binary)_{\sqcup}|_{\sqcup}Output(Decimal)");
14
           $display("-----");
15
           A = 4'b0001; #10;
           $display("%b____|___\%d___|___\%b___|___\%d", A, A, out, out);
^{17}
           A = 4'b0010; #10;
18
           $display("%b____|___%d___|____%b___|____%d", A, A, out, out);
19
           A = 4'b0100; #10;
20
```

```
$display("%b____|___\d___|___\b___|___\d", A, A, out, out);
21
           A = 4'b1000; #10;
22
           23
           $display("\nOutput_\operation for_\all_\the_\operation cases_\operation for_\u4_\to_\2_\encoder");
24
           display("A_{\sqcup}(Binary_{\sqcup}\&_{\sqcup}Decimal)_{\sqcup}|_{\sqcup}Output(Binary)_{\sqcup}|_{\sqcup}Output(Decimal)");
25
           $display("-----");
26
           A = 4'b0000; #10;
27
           $display("%b____|___%d___|____%b___|____%d", A, A, out, out);
           A = 4'b0001; #10;
29
           $display("%b____|___%d___|____%b___|____%d", A, A, out, out);
30
           A = 4'b0010; #10;
31
           32
           A = 4'b0011; #10;
33
           $display("%b____|___\d___|___\b___|___\d", A, A, out, out);
34
           A = 4'b0100; #10;
35
           $display("%b____|___%d___|____%b___|____%d", A, A, out, out);
36
           A = 4'b0101; #10;
37
           $display("%b____|___\d___|___\b___|___\d", A, A, out, out);
38
           A = 4'b0110; #10;
39
           $display("%b____|___%d___|____%b___|____%d", A, A, out, out);
40
           A = 4'b0111; #10;
41
           $display("%b____|___\%d___|___\%b___|___\%d", A, A, out, out);
42
           A = 4'b1000; #10;
43
           $display("%b____|__%d___|___%b___|___%d", A, A, out, out);
44
           A = 4'b1001; #10;
45
           $display("%b____|___,d___|___,b___|___,d", A, A, out, out);
           A = 4'b1010; #10;
47
           $display("%b____|___%d___|____%b___|____%d", A, A, out, out);
48
           A = 4'b1011; #10;
49
           $display("%b____|___,d___|___,b___|___,d", A, A, out, out);
50
           A = 4'b1100; #10;
51
           $display("%b____|___%d___|____%b___|____%d", A, A, out, out);
52
           A = 4'b1101; #10;
53
           $display("%b____|___%d___|____%b___|____%d", A, A, out, out);
54
           A = 4'b1110; #10;
55
           $display("%b____|___%d___|____%b___|____%d", A, A, out, out);
56
           A = 4'b1111; #10;
57
           $display("%b____|___\%d___|___\%b___|___\%d", A, A, out, out);
58
           $finish:
59
       end
60
   endmodule
61
```

2-to-4 Decoder:

```
module decoder_2_to_4_tb;
reg[1:0] A;
wire[3:0] out;
reg[8*24-1:0] name;

decoder_2_to_4 dut (.A(A), .out(out));

initial begin
```

```
name = "\"Kunwar\Arpit\"Singh\"22185";
           $display("Kunwar_Arpit_Singh");
10
           $dumpfile("assign2_problem2_decoder_2_to_4.vcd");
11
           $dumpvars(1, decoder_2_to_4_tb);
12
           $display("Kunwar_Arpit_Singh");
13
           display("A_{\sqcup}(Binary_{\sqcup}\&_{\sqcup}Decimal)_{\sqcup}|_{\sqcup}Output(Binary)_{\sqcup}|_{\sqcup}Output(Decimal)");
14
           $display("-----"):
15
           A = 2'b00; #10;
16
           $display("%b____|___\%d___|___\%b___|___\%d", A, A, out, out);
17
           A = 2'b01; #10;
18
           $display("%b____|___\%d___|___\%b___|___\%d", A, A, out, out);
19
           A = 2'b10; #10;
20
           $display("%b____|___%d___|____%b___|____%d", A, A, out, out);
21
           A = 2'b11; #10;
22
           $display("%b____|___\%d___|___\%b___|___\%d", A, A, out, out);
23
           $finish;
24
       end
25
   endmodule
```

4-to-2 Encoder:


```
VCD info: dumpfile assign2_problem2_encoder_4_to_2.vcd opened for output.
   Kunwar Arpit Singh
   Output for only the valid cases for 4 to 2 encoder
   A (Binary & Decimal) | Output(Binary) | Output(Decimal)
   0001 | 1 | 00 | 0
6
   0010 | 2 | 01 | 1
   0100 | 4 | 10 | 2
   1000 | 8 | 11 | 3
10
   Output for all the cases for 4 to 2 encoder
11
   A (Binary & Decimal) | Output(Binary) | Output(Decimal)
12
13
   0000 | 0 | xx | x
   0001 | 1 | 00 | 0
15
   0010 | 2 | 01 | 1
16
   0011 | 3 | xx | x
17
   0100 | 4 | 10 | 2
18
   0101 | 5 | xx | x
   0110 | 6 | xx | x
   0111 | 7 | xx | x
21
   1000 | 8 | 11 | 3
22
   1001 | 9 | xx | x
23
   1010 | 10 | xx | x
   1011 | 11 | xx | x
  | 1100 | 12 | xx | x
27 | 1101 | 13 | xx | x
   1110 | 14 | xx | x
```

```
29 | 1111 | 15 | xx | x
```

2-to-4 Decoder:

Output Screenshots

Terminal output (4-to-2 Encoder)




Terminal output (2-to-4 Decoder)



GTKWave waveform (4-to-2 Encoder)



GTKWave waveform (2-to-4 Decoder)



Problem statement

Design an 8-to-1 multiplexer using a case statement in behavioral verilog.

Verilog source (Behavioral)

Testbench


```
module multiplexer_8_to_1_tb;
   1
                               reg [7:0] A;
                               reg [2:0] sel;
   3
                               wire out;
   4
                               reg [8*24-1:0] name;
   5
   6
                               multiplexer_8_to_1 uut (.A(A), .sel(sel), .out(out));
                                initial begin
                                                name = "_Kunwar_Arpit_Singh_22185";
 10
                                                 $display("Kunwar_Arpit_Singh");
 11
                                                 $dumpfile("assign2_problem3_mutliplexer_8_to_1.vcd");
 12
                                                 $dumpvars(1, multiplexer_8_to_1_tb);
 13
                                                 $display("Kunwar_Arpit_Singh");
 14
                                                A = 8'b11001010;
 15
                                                 $display("Outputuforuallutheucases");
 16
                                                 display("A_{\sqcup}(Binary_{\sqcup}\&_{\Box}Decimal)_{\sqcup}|_{\sqcup}Output(Binary)_{\sqcup}|_{\sqcup}Output(Decimal)");
 17
                                                 $display("----");
 18
                                                 sel = 3'b000; #10;
 19
                                                 d_{0} = d_{0} \cdot d_{0
                                                                  , out);
                                                 sel = 3'b001; #10;
21
                                                 $display("%b___|__%d___|___%b___|___%d___|___%b___|___%d___", A, A, sel, sel, out
22
                                                                  , out);
                                                 sel = 3'b010; #10;
                                                 $display("%buu|uu%duu|uu%buu|uu%duu|uu%buu|uu%duu", A, A, sel, sel, out
                                                                  , out);
                                                sel = 3'b011; #10;
25
```

```
display("%b_{UU}|_{UU}%d_{UU}|_{UU}%b_{UU}|_{UU}%d_{UU}|_{UU}%d_{UU}|_{UU}%d_{UU}, A, A, sel, sel, out
26
                                                                     , out);
                                                   sel = 3'b100; #10;
27
                                                   display("%b_{UU}|_{UU}%d_{UU}|_{UU}%b_{UU}|_{UU}%d_{UU}|_{UU}%d_{UU}|_{UU}%d_{UU}, A, A, sel, sel, out
28
                                                                      , out);
                                                   sel = 3'b101; #10;
29
                                                   d_{\text{out}}(0,0) = d_{\text{out}} d_
30
                                                                     , out);
                                                   sel = 3'b110; #10;
31
                                                   d_{\text{out}}(0,0) = d_{\text{out}} d_
32
                                                                     , out);
                                                   sel = 3'b111; #10;
33
                                                   display("%b_{UU}|_{UU}%d_{UU}|_{UU}%b_{UU}|_{UU}%d_{UU}|_{UU}%d_{UU}|_{UU}%d_{UU}, A, A, sel, sel, out
34
35
                                                   A = 8'b00110101:
36
                                                   $display("Output_for_all_the_cases");
37
                                                   $\display("A_\(\Binary_\&_Decimal)_\|_\Output(\Binary)_\|_\Output(\Decimal)\");
38
                                                   $display("----"):
39
                                                   sel = 3'b000; #10;
 40
                                                   $display("%b___|__%d___|___%b___|___%d___|___%b___|___%d____", A, A, sel, sel, out
 41
                                                                     , out);
                                                   sel = 3'b001; #10;
42
                                                   $display("%b___|__%d___|___%b___|___%d___|___%b___|___%d___", A, A, sel, sel, out
43
                                                                     , out);
                                                   sel = 3'b010; #10;
                                                   display("%b_{UU}|_{UU}%d_{UU}|_{UU}%b_{UU}|_{UU}%d_{UU}|_{UU}%d_{UU}|_{UU}%d_{UU}, A, A, sel, sel, out
45
                                                                     , out);
                                                   sel = 3'b011; #10;
46
                                                   display("%b_{UU}|_{UU}%d_{UU}|_{UU}%b_{UU}|_{UU}%d_{UU}|_{UU}%d_{UU}|_{UU}%d_{UU}, A, A, sel, sel, out
47
                                                                     , out);
                                                   sel = 3'b100; #10;
                                                   $display("%b___|__%d___|___%b___|___%d___|___%b___|___%d___", A, A, sel, sel, out
 49
                                                                     , out);
                                                   sel = 3'b101; #10;
50
                                                   $display("%b___|__%d___|___%b___|___%d___|___%b___|___%d___", A, A, sel, sel, out
51
                                                                     , out);
                                                   sel = 3'b110; #10;
 52
                                                   $display("%b___|__%d___|___%b___|___%d___|___%b___|___%d___", A, A, sel, sel, out
 53
                                                                     , out);
                                                   sel = 3'b111; #10;
54
                                                   $display("%b___|__%d___|___%b___|___%d___|___%b___|___%d___", A, A, sel, sel, out
55
                                                                     , out);
                                                   $finish:
 56
                                 end
57
               endmodule
```


```
1 Kunwar Arpit Singh
```

```
VCD info: dumpfile assign2_problem3_mutliplexer_8_to_1.vcd opened for output.
   Kunwar Arpit Singh
   Output for all the cases
   A (Binary & Decimal) | Output(Binary) | Output(Decimal)
   11001010 | 202 | 000 | 0 | 0 | 0
   11001010 | 202 | 001 | 1 | 1 | 1
   11001010 | 202 | 010 | 2 | 0 | 0
   11001010 | 202 | 011 | 3 | 1 | 1
10
   11001010 | 202 | 100 | 4 | 0 | 0
11
   11001010 | 202 | 101 | 5 | 0 | 0
12
   11001010 | 202 | 110 | 6 | 1 | 1
13
   11001010 | 202 | 111 | 7 | 1 | 1
14
   Output for all the cases
   A (Binary & Decimal) | Output(Binary) | Output(Decimal)
17
   00110101 | 53 | 000 | 0 | 1 | 1
18
   00110101 | 53 | 001 | 1 | 0 | 0
19
   00110101 | 53 | 010 | 2 | 1 | 1
20
   00110101 | 53 | 011 | 3 | 0 | 0
   00110101 | 53 | 100 | 4 | 1 | 1
22
   00110101 | 53 | 101 | 5 | 1 | 1
23
   00110101 | 53 | 110 | 6 | 0 | 0
   00110101 | 53 | 111 | 7 | 0 | 0
```

Terminal output (8-to-1 Multiplexer)



GTKWave waveform (8-to-1 Multiplexer)



Problem statement

Design an 8-to-33 priority encoder using the if else statement in behavioral Verilog.

Verilog source (Behavioral)

8-to-3 Priority Encoder

```
module priority_encoder_8_to_3(input [7:0] A, output reg [2:0] out, output reg
       valid);
      always @(*) begin
2
          valid = |A|;
3
          if (A[7]) out = 3'b111;
4
          else if (A[6]) out = 3'b110;
          else if (A[5]) out = 3'b101;
6
          else if (A[4]) out = 3'b100;
          else if (A[3]) out = 3'b011;
          else if (A[2]) out = 3'b010;
9
          else if (A[1]) out = 3'b001;
10
          else if (A[0]) out = 3'b000;
11
          else out = 3'bxxx;
12
       end
13
   endmodule
```

Testbench

8-to-3 Priority Encoder

```
module priority_encoder_8_to_3_tb_small;
       reg [7:0] A;
2
       wire [2:0] out;
3
       wire valid;
       reg[8*24-1:0] name;
       integer i;
       priority_encoder_8_to_3 dut (.A(A), .out(out), .valid(valid));
       initial begin
           name = "_Kunwar_Arpit_Singh_22185";
10
            $display("Kunwar_Arpit_Singh");
11
            $dumpfile("assign2_problem4_priority_encoder_8_to_3_small.vcd");
12
            $dumpvars(1, priority_encoder_8_to_3_tb_small);
13
            $display("Kunwar, Arpit, Singh");
14
            $display("Outputs_for_Single_Active_Inputs");
15
            $display("Output_for_No_Active_Input_is")
16
            $display("A(Input)\(\sur_\ou\) out(Output)\(\sur_\ou\)\(Valid");
           A = 8'b00000000; #10; display("\%b_{||}\%b_{||}\%b_{||}, A, out, valid);
            A = 8'b00000001; #10; display("\%b_{\sqcup}|_{\sqcup}\%b_{\sqcup}|_{\sqcup}\%b_{\sqcup}|_{"}, A, out, valid);
19
            A = 8'b00000010; #10; $display("%b_\|\|\%b_\|\|\%b_\|\|, A, out, valid);
20
            A = 8'b00000100; #10; $display("%b_\|\|\%b_\|\|\%b_\|\|, A, out, valid);
21
```

```
A = 8'b00001000; #10; $display("\b_{\pi}|_{\pi}\b_{\pi}|_{\pi}\b_{\pi}|_{\pi}, A, out, valid);
                                              A = 8'b00010000; #10; $display("%b_\|\_\%b_\|\_\%b_\|\, A, out, valid);
23
                                              A = 8'b00100000; #10; $display("%b_\|\_\%b_\|\_\%b_\|\_\, A, out, valid);
24
                                               A = 8'b01000000; #10; $display("%b_\|\_\%b_\|\_\%b_\|\_\%b_\|\, A, out, valid);
25
                                               A = 8'b10000000; #10; $display("%b_\|\|\%b_\|\|\%b_\|\|, A, out, valid);
26
27
                                               $display("Outputs_for_Multiple_Active_Inputs");
28
                                               $\display("A(Input) \( \subset \) \( \text{Output} \) \( \subset \) \( \subset \) \( \text{Valid"} \);
                                              30
                                               A = 8'b00000011; #10; display("\%b_{\cup}|_{\cup}\%b_{\cup}|_{\cup}\%b_{\cup}|", A, out, valid);
31
                                               A = 8'b00000110; #10; $display("%b_\|\|\%b_\|\|\%b_\|\|, A, out, valid);
32
                                               A = 8'b00001100; #10; \frac{\text{display}(\|\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|_{\cup}\|b_{\cup}\|b_{\cup}\|b_{\cup}\|b_{\cup}\|b_{\cup}\|b_{\cup}\|b_{\cup}\|b_{\cup}\|b_{\cup}\|b_{\cup}\|b_{\cup}\|b_{\cup}\|b_{\cup}\|b_{\cup}\|b_{\cup}\|b_{\cup}\|b_{\cup}\|b_{\cup}\|b_{\cup}\|b_{\cup}\|b_{\cup}\|b_{\cup}\|b_{\cup}\|b_{\cup}\|b
33
                                               A = 8'b00010001; #10; \frac{\text{display}}{\text{log}}(\|b_{\Box}\|_{\Box},b_{\Box}\|_{\Box},a, \text{ out, valid});
34
                                              A = 8'b00101000; #10; display("\%b_{\sqcup}|_{\sqcup}\%b_{\sqcup}|_{\sqcup}\%b_{\sqcup}|_{\bot}, A, out, valid);
                                              A = 8'b01010000; #10; $display("%b_\|\|\%b_\|\|\%b_\|\|\%b_\|\|, A, out, valid);
 36
                                              A = 8'b111111111; #10; $display("%b_\|\_\%b_\|\_\%b_\|\_\%b_\|\, A, out, valid);
37
                                               $finish;
38
                               end
              endmodule
```

8-to-3 Priority Encoder

```
Kunwar Arpit Singh
   VCD info: dumpfile assign2_problem4_priority_encoder_8_to_3_small.vcd opened
      for output.
   Kunwar Arpit Singh
   Outputs for Single Active Inputs
   A(Input) | out(Output) | Valid
   00000000 | xxx | 0 |
   00000001 | 000 | 1 |
   00000010 | 001 | 1 |
   00000100 | 010 | 1 |
   00001000 | 011 | 1 |
   00010000 | 100 | 1 |
   00100000 | 101 | 1 |
   01000000 | 110 | 1 |
13
   10000000 | 111 | 1 |
14
   Outputs for Multiple Active Inputs
15
   A(Input) | out(Output) | Valid
   00000001 | 000 | 1 |
   00000011 | 001 | 1 |
   00000110 | 010 | 1 |
19
   00001100 | 011 | 1 |
20
   00010001 | 100 | 1 |
21
   00101000 | 101 | 1 |
   01010000 | 110 | 1 |
   11111111 | 111 | 1 |
```

Terminal output (8-to-3 Priority Encoder)

```
Kunwar Arpit Singh
VCD info: dumpfile assign2_problem4_priority_encoder_8_to_3_small.vcd opened for output.
Kunwar Arpit Singh
Outputs for Single Active Inputs
A(Input) | out(Output)
00000000
         | xxx | 0
00000001 | 000 | 1
00000010
           001
00000100
         010
                1
00001000
00010000
           100
00100000
         | 101 | 1
01000000 | 110 |
10000000 | 111 | 1
Outputs for Multiple Active Inputs
A(Input) | out(Output) |
00000001 | 000 | 1 |
00000011 | 001 | 1 |
                                   Valid
00000110 | 010 |
00001100
00010001
           100 | 1
           101 | 1
00101000
01010000
11111111 | 111 | 1
```

GTKWave waveform (8-to-3 Priority Encoder)



Problem statement

Write behavioral Verilog code for a 4-bit Carry Look-Ahead Adder.

Verilog source (Behavioral)

4-bit Carry Look-Ahead Adder

```
module carry_look_ahead_adder_4_bit(input [3:0] A, input [3:0] B, input C_IN,
                             output [3:0] SUM, output C_OUT);
                             wire [3:0] P;
  2
                             wire [3:0] G;
  3
                             wire [3:0] C;
  4
                             assign P = A ^ B;
  6
                             assign G = A & B;
                             assign C[0] = C_IN;
  9
                             assign C[1] = G[0] | (P[0] & C[0]);
10
                             assign C[2] = G[1] | (P[1] & C[0]) | (P[1] & P[0] & C[0]);
11
                             assign C[3] = G[2] | (P[2] & C[1]) | (P[2] & P[1] & G[0]) | (P[2] & P[1] & C[0]) | (P[2] & C[0]) | (P[2]
12
                                             P[0] & C[0]);
                             assign C_OUT = G[3] | (P[3] & G[2]) | (P[3] & p[2] & G[1]) | (P[3] & P[2] &
13
                                                  P[1] & G[0]) | (P[3] & P[2] & P[1] & P[0] & C[0]);
14
                              assign SUM = P ^ C;
15
             endmodule
```

Testbench

4-bit Carry Look-Ahead Adder

```
module carry_look_ahead_adder_4_bit_tb;
      reg [3:0] A;
2
      reg [3:0] B;
3
      reg C_IN;
      wire [3:0] SUM;
      wire C_OUT;
      reg [8*24-1:0] name;
      carry_look_ahead_adder_4_bit dut (.A(A), .B(B), .C_IN(C_IN), .SUM(SUM), .
          C_OUT(C_OUT));
9
       initial begin
10
          name = "_Kunwar_Arpit_Singh_22185";
11
12
          $display("Kunwar_Arpit_Singh");
13
14
          $dumpfile("assign2_problem5_carry_look_ahead_adder_4_bit.vcd");
15
          $dumpvars(1, carry_look_ahead_adder_4_bit_tb);
16
```


```
17
           $display("Outputs, for, some, sample, input, (in, both, Binary, and, Decimal)");
18
19
           display("A(B)|_{\sqcup}A(D)|_{\sqcup}B(D)|_{\sqcup}B(D)|_{\sqcup}Cin_{\sqcup}|_{\sqcup}Cout_{\sqcup}|_{\sqcup}Sum");
20
           $display("-----");
21
22
           A=4'b0101; B = 4'b0010; C_IN = 1'b0; #10;
23
           $display("%04bu|u%du|u%04bu|u%du|u%bu|u%du|u%bu|u%du|u%04bu|u%du|u", A,
                A, B, B, C_IN, C_IN, C_OUT, C_OUT, SUM, SUM);
25
           A=4'b1010; B = 4'b1000; C_IN = 1'b0; #10;
26
           $display("%04b_|_%d_|_%04b__|_%d__|_%d__|_%b__|_%d__|_%b__|_%d__|_%04b__|_%d__|_", A,
27
                A, B, B, C_IN, C_IN, C_OUT, C_OUT, SUM, SUM);
28
           A=4'b1001; B = 4'b0011; C_IN = 1'b1; #10;
29
           $display("%04b_|_%d_|_%04b_||_%d_||_%b_||_%d_||_%b_||_%d_||_%04b_||_%d_||_", A,
30
                A, B, B, C_IN, C_IN, C_OUT, C_OUT, SUM, SUM);
31
           A=4'b1111; B = 4'b0000; C_IN = 1'b1; #10;
32
           $display("%04bu|u%du|u%04bu|u%du|u%bu|u%bu|u%bu|u%du|u%04bu|u%du|u", A,
                A, B, B, C_IN, C_IN, C_OUT, C_OUT, SUM, SUM);
34
           A=4'b1111; B=4'b1111; C_{IN}=1'b1; #10;
35
           $display("%04bu|u%du|u%04bu|u%du|u%bu|u%du|u%bu|u%du|u%04bu|u%du|u", A,
36
                A, B, B, C_IN, C_IN, C_OUT, C_OUT, SUM, SUM);
           $finish;
38
       end
39
   endmodule
```

4-bit Carry Look-Ahead Adder

Terminal output (4-bit Carry Look-Ahead Adder)

```
Kunwar Arpit Singh
VCD info: dumpfile assign2_problem5_carry_look_ahead_adder_4_bit.vcd opened for output.
Outputs for some sample input (in both Binary and Decimal)
A(B) \mid A(D) \mid B(D) \mid B(D) \mid Cin | Cout | Sum
0101 | 5 |
                     2 | 0 | 0 | 0
            0010
       10
                         0
1010
            1000
                                      1 |
                                          0010
                                                  2 |
1001
            0011
                                 0
                                      0 |
                                          1101
            0000
                     0
                         1 |
                                          0000
                                                  0
1111 | 15
            1111
                                                  15
```

GTKWave waveform (4-bit Carry Look-Ahead Adder)



Problem statement

Design behavioral Verilog code for a 4-bit Wallace Tree Multiplier.

Verilog source (Behavioral)

```
module wallace_tree_multiplier_4_bit(input [3:0] A, input [3:0] B, output
       [7:0] out);
2
       wire PP_00, PP_01, PP_02, PP_03;
3
       wire PP_10, PP_11, PP_12, PP_13;
       wire PP_20, PP_21, PP_22, PP_23;
5
       wire PP_30, PP_31, PP_32, PP_33;
       assign PP_00 = A[0] & B[0];
       assign PP_01 = A[0] & B[1];
       assign PP_02 = A[0] \& B[2];
10
       assign PP_03 = A[0] \& B[3];
11
12
       assign PP_10 = A[1] \& B[0];
13
       assign PP_11 = A[1] & B[1];
14
       assign PP_12 = A[1] & B[2];
15
       assign PP_13 = A[1] \& B[3];
16
17
       assign PP_20 = A[2] \& B[0];
18
       assign PP_21 = A[2] & B[1];
19
       assign PP_22 = A[2] & B[2];
20
       assign PP_23 = A[2] & B[3];
21
22
       assign PP_30 = A[3] & B[0];
23
       assign PP_31 = A[3] & B[1];
24
       assign PP_32 = A[3] & B[2];
25
       assign PP_33 = A[3] \& B[3];
26
27
       wire S1_1, C1_1;
28
       wire S2_1, C2_1;
29
       wire S3_1, C3_1;
       wire S4_1, C4_1;
31
       wire S5_1, C5_1;
32
       wire S6_1, C6_1;
33
34
35
       wire S2_2, C2_2;
       wire S3_2, C3_2;
36
       wire S4_2, C4_2;
37
       wire S5_2, C5_2;
38
       wire C6_sum_final, C6_carry_final;
39
       wire S3_temp, C3_temp, C3_temp2, C_to_C5;
40
       assign S1_1 = PP_01 ^ PP_10;
42
```

```
assign C1_1 = PP_01 & PP_10;
43
44
       assign S2_1 = PP_02 ^ PP_11 ^ PP_20;
45
       assign C2_1 = (PP_02 & PP_11) | (PP_11 & PP_20) | (PP_02 & PP_20);
46
47
       assign S3_temp = PP_03 ^ PP_12 ^ PP_21;
48
       assign C3_temp = (PP_03 & PP_12) | (PP_12 & PP_21) | (PP_03 & PP_21);
49
       assign S3_1 = S3_temp ^ PP_30;
50
       assign C3_temp2 = S3_temp & PP_30;
51
       assign C3_1 = C3_temp ^ C3_temp2;
52
       assign C_to_C5 = C3_temp & C3_temp2;
53
54
       assign S4_1 = PP_13 ^ PP_22 ^ PP_31;
55
       assign C4_1 = (PP_13 & PP_22) | (PP_22 & PP_31) | (PP_13 & PP_31);
56
57
       assign S5_1 = PP_23 ^ PP_32;
58
       assign C5_1 = PP_23 & PP_32;
59
60
       assign S6_1 = PP_33;
61
       assign C6_1 = 1'b0;
62
63
       assign S2_2 = S2_1 ^ C1_1;
64
       assign C2_2 = S2_1 & C1_1;
65
66
       assign S3_2 = S3_1 ^ C2_1;
67
       assign C3_2 = S3_1 & C2_1;
68
69
       assign S4_2 = S4_1 ^ C3_1;
70
       assign C4_2 = S4_1 \& C3_1;
71
72
       assign S5_2 = S5_1 ^ C4_1;
73
       assign C5_2 = S5_1 & C4_1;
74
75
       assign C6_sum_final = C5_1 ^ C5_2;
76
       assign C6_carry_final = C5_1 & C5_2;
77
78
       wire [7:0] VEC1, VEC2;
80
       assign VEC1[0] = PP_00;
81
       assign VEC1[1] = S1_1;
82
       assign VEC1[2] = S2_2;
83
       assign VEC1[3] = S3_2;
84
       assign VEC1[4] = S4_2;
       assign VEC1[5] = S5_2;
86
       assign VEC1[6] = S6_1;
87
       assign VEC1[7] = C6_carry_final;
88
89
       assign VEC2[0] = 1'b0;
90
       assign VEC2[1] = 1'b0;
91
       assign VEC2[2] = 1'b0;
92
       assign VEC2[3] = C2_2;
93
```

```
94    assign VEC2[4] = C3_2;
95    assign VEC2[5] = C4_2 | C_to_C5;
96    assign VEC2[6] = C6_sum_final;
97    assign VEC2[7] = 1'b0;
98
99    assign out = VEC1 + VEC2;
100
101 endmodule
```

Testbench

```
module wallace_tree_multiplier_4_bit_tb;
          reg [3:0] A;
 2
          reg [3:0] B;
 3
          wire[7:0] out;
          reg [8*24-1:0] name;
          wallace_tree_multiplier_4_bit dut (.A(A), .B(B), .out(out));
 8
          initial begin
                name = "_Kunwar_Arpit_Singh_22185";
10
                A = 0;
11
                B = 0;
12
13
                $display("Kunwar_Arpit_Singh");
14
                $dumpfile("assign2_problem6_wallace_tree_multiplier_4_bit.vcd");
15
                $dumpvars(1, wallace_tree_multiplier_4_bit_tb);
16
                $display("Kunwar_Arpit_Singh");
17
                display("|_{\Box}A(B)_{\Box}|_{\Box}A(D)|_{\Box}B(B)_{\Box}|_{\Box}B(D)_{\Box}|_{\Box}Product(B)_{\Box}|_{\Box}Product(D)_{\Box}|");
18
19
                A = 4'b0001; B = 4'b0001; #10;
20
                21
22
                A = 4'b0101; B = 4'b1010; #10;
23
                display("|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}d_{\sqcup}|, A, A, B, B, out, out);
24
25
                A = 4'b1111; B = 4'b1111; #10;
26
                $display("|u%bu|u%bu|u%bu|u%du|u%bu|u%du|", A, A, B, B, out, out);
27
28
                A = 4'b1001; B = 4'b0111; #10;
29
                display("|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}d_{\sqcup}|_{\sqcup}d_{\sqcup}|_{\sqcup}A, A, B, B, out, out);
30
31
                A = 4'b1100; B = 4'b0011; #10;
32
                display("|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}d_{\sqcup}|, A, A, B, B, out, out);
33
34
                A = 4'b0100; B = 4'b1111; #10;
35
                display("|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}d_{\sqcup}|, A, A, B, B, out, out);
36
37
                A = 4'b0000; B = 4'b1111; #10;
38
                display("|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}b_{\sqcup}|_{\sqcup}d_{\sqcup}|, A, A, B, B, out, out);
39
```

```
40 | 41 | $finish; 42 | end | endmodule
```

```
Kunwar Arpit Singh
VCD info: dumpfile assign2_problem6_wallace_tree_multiplier_4_bit.vcd opened
    for output.

Kunwar Arpit Singh
| A(B) | A(D) | B(B) | B(D) | Product(B) | Product(D) | |
| 0001 | 1 | 0001 | 1 | 00000001 | 1 |
| 0101 | 5 | 1010 | 10 | 00110010 | 50 |
| 1111 | 15 | 1111 | 15 | 11100001 | 225 |
| 1001 | 9 | 0111 | 7 | 00111111 | 63 |
| 1100 | 12 | 0011 | 3 | 00100100 | 36 |
| 0100 | 4 | 1111 | 15 | 000111100 | 60 |
| 1 | 0000 | 0 | 1111 | 15 | 00000000 | 0 |
```

Output Screenshots

Terminal output (4-bit Wallace Tree Multiplier)

```
Kunwar Arpit Singh
VCD info: dumpfile assign2_problem6_wallace_tree_multiplier_4_bit.vcd opened for output.
Kunwar Arpit Singh
                    | B(D) | Product(B) | Product(D) |
 A(B)
         A(D) | B(B)
 0001
              0001
                      1 | 00000001 |
 0101
              1010
                     10 |
                          00110010
                                       50
                          11100001
 1001
              0111
                          99111111
                                       63
         9
 1100
              0011
                          00100100
         4
 9199
                          00111100
                                       60
 0000
                          00000000
```

GTKWave waveform (4-bit Wallace Tree Multiplier)

