# ECS 409/609 Assignment 3 Sequential Based Assignment Solutions

Kunwar Arpit Singh

Submission Deadline: September 14c, 2025
For code repository of this assignment: •Verilog Assignments

## 1. Problem 1

## Problem statement

Implement a verilog module of an SR latch with asynchronous enable and reset.

# Verilog source (Sequential)

```
module sr_latch(input S, input R, input en, input reset, output reg Q, output
       reg Q_n);
       always @(S, R, en, reset) begin
2
            if (reset) begin
3
                Q <=1'b0;
                Q_n \le 1'b1;
            end
            else if (en) begin
                case ({S, R})
                    2'b00: begin
                        Q \leftarrow Q;
10
                        Q_n \leftarrow Q_n;
11
                    end
12
                    2'b01: begin
13
                        Q \le 1'b0;
14
                        Q_n <=1'b1;
15
                    end
                    2'b10: begin
17
                        Q <= 1'b1;
18
                        Q_n <=1'b0;
19
                    end
20
                    2'b11: begin
21
                        Q \le 1'bx;
22
                        Q_n \le 1'bx;
23
                    end
24
                endcase
25
            end
26
```


```
27 end
28 endmodule
```

```
module sr_latch_tb;
1
       reg S;
2
       reg R;
3
       reg en;
4
       reg reset;
       wire Q;
       wire Q_n;
7
       reg [8*24-1:0] name;
       sr_1atch dut (.S(S), .R(R), .en(en), .reset(reset), .Q(Q), .Q_n(Q_n));
9
10
       initial begin
11
           name = "_Kunwar_Arpit_Singh_22185";
12
           $display("Kunwar_Arpit_Singh");
13
           $dumpfile("assign3_problem1_sr_latch.vcd");
14
           $dumpvars(1, sr_latch_tb);
15
           $display("Kunwar_Arpit_Singh");
16
17
           display("|_{\square}reset_{\square}|_{\square}en_{\square}|_{\square}S_{\square}|_{\square}R_{\square}|_{\square}Q_{\square}|_{\square\square}Q_{\square}|");
           $display("----");
19
20
           reset = 1'b1; S = 1'b0; R = 1'b0; en = 1'b0; #10;
21
           $display("|uuu%buuu|u%buu|u%bu|u%bu|u%bu|",reset, en, S, R, Q,
22
           reset = 1'b0; S = 1'b0; R = 1'b0; en = 1'b0; #10;
23
           $display("|uuu%buuu|u%buu|u%bu|u%bu|u%bu|",reset, en, S, R, Q,
24
               Q_n);
           reset = 1'b0; S = 1'b0; R = 1'b0; en = 1'b1; #10;
25
           $display("|ບບບ%bບບບ|ບ%bບ|ບ%bບ|ບ%bບ|ບ%bບ|ບບ%bບບ|",reset, en, S, R, Q,
26
               Q_n);
           reset = 1'b0; S = 1'b0; R = 1'b1; en = 1'b1; #10;
27
           $display("|____%b___|_%b__|_%b__|_%b__|_%b__|__%b__|",reset, en, S, R, Q,
28
               Q_n;
           reset = 1'b0; S = 1'b0; R = 1'b0; en = 1'b1; #10;
29
           $display("|uuu%buuu|u%buu|u%bu|u%bu|u%bu|",reset, en, S, R, Q,
30
               Q_n);
           reset = 1'b0; S = 1'b1; R = 1'b0; en = 1'b1; #10;
31
           $display("|uuu%buuu|u%buu|u%bu|u%bu|u%bu|",reset, en, S, R, Q,
32
           reset = 1'b0; S = 1'b0; R = 1'b0; en = 1'b1; #10;
33
           $display("|____%b___|_%b___|_%b__|_%b__|_%b__|__%b___|,reset, en, S, R, Q,
34
           reset = 1'b0; S = 1'b1; R = 1'b1; en = 1'b1; #10;
35
           $display("|טעעאלטעען |ע%טען |ע%טען אַלויאָלאַטען אַלויאָלאַטען אַלויאָלאַטען אַלויאָלאַטען אָלויאָלאַטען אָלאַ
36
               Q_n);
           $finish;
37
```


```
end
endmodule
```

# **Output Screenshots**

Terminal output (SR Latch)



GTKWave waveform (SR Latch)



## Problem statement

Implement the Verilog module of an improved version of D latch as shown in figure 1. Specify delays of 1 ns to each gate. With your simulator, show that the latch operates correctly.

CLK	D	<b>Q</b> <sub>prev</sub>	Q	$Q = CLK \cdot D + \overline{CLK} \cdot Q_{prev}$
0	0	0	0	
0	0	1	1	$D \longrightarrow N1 = CLK \cdot D$
0	1	0	0	
0	1	1	1	CLK-
1	0	0	0	
1	0	1	0	CLK 4
1	1	0	1	$N2 = \overline{CLK} \cdot Q_{prev}$
1	1	1	1	$Q_{prev}$

# Verilog source (Sequential)

```
module d_latch_improved(input D, input CLK, output reg Q);
      wire CLK_n;
2
      wire D_and_CLK;
3
      wire Qprev_and_CLK_n;
4
      not #1 U1(CLK_n, CLK);
      and #1 U2(D_and_CLK, D, CLK);
      and #1 U3(Qprev_and_CLK_n, Q, CLK_n);
      always @(*) begin
10
          #1 Q = D_and_CLK | Qprev_and_CLK_n;
11
12
      end
      initial Q = 0;
13
   endmodule
14
```

```
module d_latch_improved_tb;
1
2
      reg D, CLK;
      wire Q;
3
      reg [8*24-1:0] name;
      d_latch_improved dut (.D(D), .CLK(CLK), .Q(Q) );
6
      initial begin
          name = "_Kunwar_Arpit_Singh_22185";
          $dumpfile("assign3_problem2_d_latch.vcd");
10
          $dumpvars(1, d_latch_improved_tb);
11
          $display("Kunwar_Arpit_Singh");
12
          CLK = 1; D = 0; #10;
13
          CLK = 0; #10;
14
```

```
15
          CLK = 1; D = 1; #10;
16
          CLK = 0; #10;
17
18
          CLK = 1; D = 0; #10;
19
          CLK = 0; D = 1; #10;
20
21
          CLK = 1; D = 1; #10;
          CLK = 0; #10;
23
24
          CLK = 1; D = 0; #10;
25
26
          CLK = 0; D = 1; #10;
27
          CLK = 1; D = 0; #10;
29
          CLK = 0; D = 0; #10;
30
          CLK = 1; D = 1; #10;
31
32
          CLK = 0; D = 1; #10;
33
          CLK = 1; D = 1; #10;
           $finish;
35
       end
36
37
       initial begin
38
           39
           $monitor("|_\%b_\|_\%b_\|_\%b_\|", CLK, D, Q);
       end
41
   endmodule
```

# **Output Screenshots**

Terminal output (D Latch)

```
VCD info: dumpfile assign3_problem2_d_latch.vcd opened for output.
Kunwar Arpit Singh
 CLK | D | Q |
          0
      0
          0
  0
      0
  1
          0
      1
  0
      1
  0
          0
  1
      0
          0
  0
      1
          0
          0
      1
  0
  0
      1
          0
  1
      0
          0
  0
          0
          0
  0
      0
          0
          0
      1
          1
  0
  0
      1
          0
          0
```

GTKWave waveform (D Latch)



## Problem statement

Design a verilog module of counter that counts from 7 to 0 (e.g., 7, 6, 5, 4, 3, 2, 1, 0).

# Verilog source (Sequential)


```
module binary_counter(input CLK, input RESET, output reg [2:0] COUNT);
      always @(posedge CLK, posedge RESET) begin
2
          if (RESET) begin
3
              COUNT <= 3'b111;
          end
          else begin
              if (COUNT == 3'b000) begin
                  COUNT <= 3'b111;
              end else begin
                  COUNT <= COUNT - 1;
10
              end
11
12
          end
       end
13
   endmodule
14
```

```
module binary_counter_tb;
       reg CLK;
2
       reg RESET;
3
       wire [2:0] COUNT;
       reg [8*24-1:0] name;
       binary_counter dut (.CLK(CLK), .RESET(RESET), .COUNT(COUNT));
7
        initial begin
           CLK = 0;
10
            forever #5 CLK = ~CLK;
11
       end
12
13
       initial begin
14
           name = "_Kunwar_Arpit_Singh_22185";
15
16
            $dumpfile("assign3_problem3_counter.vcd");
^{17}
            $dumpvars(1, binary_counter_tb);
19
            $display("Kunwar_Arpit_Singh");
20
            display("|_{\square}Reset_{\square}|_{\square}Clock_{\square}|_{\square}Count_{\square}|");
21
            $display("----");
            $monitor("|\\\b\\|\\\b\\|\\\b\\\(\%d)\\\|\", RESET, CLK, COUNT, COUNT);
24
            RESET = 1; #15;
25
```

```
VCD info: dumpfile assign3_problem3_counter.vcd opened for output.
   Kunwar Arpit Singh
   | Reset | Clock | Count |
   | 1 | 0 | 111 (7) |
   | 1 | 1 | 111 (7) |
   | 1 | 0 | 111 (7)
   | 0 | 1 | 110 (6)
   | 0 | 0 | 110 (6)
   | 0 | 1 | 101 (5)
   | 0 | 0 | 101 (5)
11
   | 0 | 1 | 100 (4)
12
   | 0 | 0 | 100 (4)
13
   | 0 | 1 | 011 (3)
   | 0 | 0 | 011 (3)
   | 0 | 1 | 010 (2)
   | 0 | 0 | 010 (2)
17
   | 0 | 1 | 001 (1)
18
   | 0 | 0 | 001 (1) |
19
   | 0 | 1 | 000 (0) |
```

# **Output Screenshots**

## Terminal output (Counter)



GTKWave waveform (Counter)



#### Problem statement

Implement a verilog module of UP/DOWN modulo 8 Gray Code Counter as shown in table 2, adding an Input UP. If UP = 1, the counter advances sequentially to the next number. Otherwise, UP = 0, the counter stays with the old value.

# Verilog source (Sequential)

```
module gray_counter(input CLK, input RESET, input UP, output reg [2:0] GRAYout
       );
2
       always @(posedge CLK or posedge RESET) begin
3
           if (RESET) begin
               GRAYout <= 3'b000;
           end else begin
6
               if (UP) begin
                   case (GRAYout)
                      3'b000: GRAYout <= 3'b001;
                       3'b001: GRAYout <= 3'b011;
10
                       3'b011: GRAYout <= 3'b010;
11
                       3'b010: GRAYout <= 3'b110;
12
                       3'b110: GRAYout <= 3'b111;
13
                       3'b111: GRAYout <= 3'b101;
14
                       3'b101: GRAYout <= 3'b100;
15
                      3'b100: GRAYout <= 3'b000;
16
                       default: GRAYout <= 3'b000;</pre>
17
                   endcase
18
               end
19
20
           end
       end
21
   endmodule
```


```
module gray_counter_tb;
1
       reg CLK;
       reg RESET;
3
       reg UP;
       wire [2:0] GRAYout;
6
       gray_counter dut (.CLK(CLK), .RESET(RESET), .UP(UP), .GRAYout(GRAYout));
7
       initial begin
9
          CLK = 0;
10
           forever #5 CLK = ~CLK;
11
       end
12
13
```

```
initial begin
14
           $dumpfile("assign3_problem4_gray_code_counter.vcd");
           $dumpvars(1, gray_counter_tb);
16
17
           $display("Kunwar_Arpit_Singh");
18
           $display("|\_Reset\_|\_UP\_|\_Gray\_Output\_|");
19
           $display("----");
20
           $monitor("|____%b__|___%b__|___%b__(%d)____|", RESET, UP, GRAYout, GRAYout
21
              );
22
          RESET = 1; UP = 0; #20;
23
          RESET = 0; #5;
24
25
          UP = 1; #70;
27
          UP = 0; #40;
28
29
          UP = 1; #30;
30
           $finish;
31
       end
   endmodule
```


```
VCD info: dumpfile assign3_problem4_gray_code_counter.vcd opened for output.
   Kunwar Arpit Singh
   | Reset | UP | Gray Output |
   | 1 | 0 | 000 (0) |
   | 0 | 0 | 000 (0) |
   | 0 | 1 | 001 (1) |
   | 0 | 1 | 011 (3) |
   | 0 | 1 | 010 (2) |
   | 0 | 1 | 110 (6) |
   | 0 | 1 | 111 (7) |
11
   | 0 | 1 | 101 (5) |
12
   | 0 | 1 | 100 (4) |
13
   | 0 | 0 | 100 (4) |
14
   | 0 | 1 | 000 (0) |
  | 0 | 1 | 001 (1) |
  | 0 | 1 | 011 (3) |
17
   | 0 | 1 | 010 (2) |
18
```

# **Output Screenshots**

Terminal output (Gray Code Counter)



GTKWave waveform (Gray Code Counter)



## Problem statement

Implement a verilog module of N-bit bidirectional shift registers using D ip op. (Hint: Use Parameterized Module to implement N).

Number	Gray code			
0	0	0	0	
1	0	0	1	
2	0	1	1	
3	0	1	0	
4	1	1	0	
5	1	1	1	
6	1	0	1	
7	1	0	0	

# Verilog source (Sequential)

```
module shift_register #(parameter N = 8)(input clk, reset, input shift_en,
       load_en, input direction, input serial_in, input [N-1:0] parallel_in,
       output reg [N-1:0] parallel_out);
2
       always @(posedge clk, posedge reset) begin
3
           if (reset) begin
               parallel_out <= {N{1'b0}};</pre>
5
           end else if (load_en) begin
6
               parallel_out <= parallel_in;</pre>
           end else if (shift_en) begin
               if (direction) begin
                  parallel_out <= {serial_in, parallel_out[N-1:1]};</pre>
10
11
               end else begin
                   parallel_out <= {parallel_out[N-2:0], serial_in};</pre>
12
               end
13
           end
14
       end
15
16
```

endmodule

```
module shift_register_tb;
       localparam N = 8;
2
       reg clk;
3
       reg reset;
4
       reg shift_en, load_en, direction, serial_in;
5
       reg [N-1:0] parallel_in;
       wire [N-1:0] parallel_out;
       reg [8*24-1:0] name;
       shift_register #(.N(N)) dut (.clk(clk), .reset(reset), .shift_en(shift_en),
            .load_en(load_en), .direction(direction), .serial_in(serial_in), .
          parallel_in(parallel_in), .parallel_out(parallel_out)
       );
10
11
       initial begin
12
           clk = 0;
13
           forever #5 clk = ~clk;
14
       end
15
16
       initial begin
17
           name = "_Kunwar_Arpit_Singh_22185";
18
           $dumpfile("assign3_problem5_bidirectional_shift_register.vcd");
19
           $dumpvars(1, shift_register_tb);
20
           $display("---⊔N-Bit⊔Shift⊔Register⊔Simulation⊔(N=%Od)⊔---", N);
21
           $display("Kunwar_Arpit_Singh");
22
           $display("|_Reset_||Load_en_||Shift_en_||Direction_||Serial_in_|
23
               Parallel_out<sub>□</sub>|");
           reset = 1; #20; reset = 0;
24
           $monitor("%bu|u%bu|u%bu|u%bu|u%bu|u%b", reset, load_en, shift_en,
25
               direction, serial_in, parallel_out);
           load_en = 1; parallel_in = 8'b10110101;
27
           #10;
28
           load_en = 0;
29
           #10;
30
31
           shift_en = 1; direction = 1;
32
           serial_in = 1;
33
           #10;
34
           serial_in = 0;
35
           #10;
36
           serial_in = 1;
37
           #10;
39
           direction = 0;
40
           serial_in = 0;
41
           #10;
42
```


```
VCD info: dumpfile assign3_problem5_bidirectional_shift_register.vcd opened
      for output.
   --- N-Bit Shift Register Simulation (N=8) ---
  Kunwar Arpit Singh
  | Reset | Load_en | Shift_en | Direction | Serial_in | Parallel_out |
  0 | 1 | x | x | x | 00000000
  0 | 1 | x | x | x | 10110101
  0 | 0 | x | x | x | 10110101
  0 | 0 | 1 | 1 | 1 | 10110101
  0 | 0 | 1 | 1 | 1 | 11011010
  0 | 0 | 1 | 1 | 0 | 11011010
  0 | 0 | 1 | 1 | 0 | 01101101
11
  0 | 0 | 1 | 1 | 1 | 01101101
12
  0 | 0 | 1 | 1 | 1 | 10110110
13
  0 | 0 | 1 | 0 | 0 | 10110110
  0 | 0 | 1 | 0 | 0 | 01101100
  0 | 0 | 1 | 0 | 1 | 01101100
16
  0 | 0 | 1 | 0 | 1 | 11011001
17
  0 | 0 | 1 | 0 | 0 | 11011001
18
  0 | 0 | 1 | 0 | 0 | 10110010
19
  0 | 0 | 0 | 0 | 0 | 10110010
```

# **Output Screenshots**

## Terminal output (Bidirectional Shift Register)

```
VCD info: dumpfile assign3_problem5_bidirectional_shift_register.vcd opened for output.
--- N-Bit Shift Register Simulation (N=8) ---
Kunwar Arpit Singh
                    Shift_en | Direction | Serial_in | Parallel_out |
| Reset | Load_en |
                    00000000
0
  111
        Х
   1 |
                    10110101
0
0
   0 |
                    10110101
              | x
0
   0 |
        1
            1
                    10110101
0
    0
        1
                    11011010
    0
                0
                    11011010
    0
            1
                0
                    01101101
    0
                1
                    01101101
    0
                    10110110
    0
            0
                0
                    10110110
    0
            0
                0
                    01101100
    0
                    01101100
    0
                    11011001
                    11011001
                0
                    10110010
                0
                    10110010
```

## GTKWave waveform (Bidirectional Shift Register)



## Problem statement

Implement a single port memory of address space 128 and the addressability of 16-bit in Verilog. The memory has four inputs: clock, write enable, write address register, and read address register, and two outputs: read and write data register.

# Verilog source (Behavioral)

```
module simple_dual_port_ram #(parameter DATA_WIDTH = 16, parameter ADDR_WIDTH
      = 7)( input clk, input we, input [ADDR_WIDTH-1:0] waddr, input [ADDR_WIDTH
      -1:0] raddr, input [DATA_WIDTH-1:0] wdata, output reg [DATA_WIDTH-1:0]
      rdata);
2
      localparam DEPTH = 1 << ADDR_WIDTH;</pre>
3
      reg [DATA_WIDTH-1:0] memory [0:DEPTH-1];
      always @(posedge clk) begin
           if (we) begin
              memory[waddr] <= wdata;</pre>
10
          rdata <= memory[raddr];</pre>
11
       end
12
13
   endmodule
14
```


```
module simple_dual_port_ram_tb;
1
2
      localparam DATA_WIDTH = 16;
3
      localparam ADDR_WIDTH = 7;
5
      reg clk;
6
      reg we;
      reg [ADDR_WIDTH-1:0] waddr;
      reg [ADDR_WIDTH-1:0] raddr;
      reg [DATA_WIDTH-1:0] wdata;
10
      wire [DATA_WIDTH-1:0] rdata;
11
      reg [8*24-1:0] name;
12
       simple_dual_port_ram #(.DATA_WIDTH(DATA_WIDTH), .ADDR_WIDTH(ADDR_WIDTH))
13
          dut (.clk(clk), .we(we), .waddr(waddr), .raddr(raddr), .wdata(wdata), .
          rdata(rdata));
14
       initial begin
15
          clk = 0;
16
          forever #5 clk = ~clk; end
^{17}
```

```
18
        initial begin
19
            name = "_Kunwar_Arpit_Singh_22185";
20
            $dumpfile("assign3_problem5_bidirectional_shift_register.vcd");
21
            $dumpvars(1, simple_dual_port_ram_tb);
22
             $display("Kunwar_Arpit_Singh");
23
            $display("|\uWE\u|\uWAddr\u|\uWData\u|\uRAddr\u|\uRData");
24
            monitor("|_{\square}\%b_{\square}|_{\square}\%d_{\square}|_{\square}\%d_{\square}|_{\square}\%h", we, waddr, wdata, raddr, rdata);
25
26
            we = 0;
27
            waddr = 0;
28
            raddr = 0;
29
            wdata = 0;
30
            #10;
31
32
            we = 1;
33
            waddr = 10;
34
            wdata = 16'hABCD;
35
            #10;
36
            we = 0;
37
            #10;
38
39
            we = 1;
40
            waddr = 42;
41
            wdata = 16'hDEAD;
42
            #10;
43
            we = 0;
44
            #10;
45
46
            raddr = 10;
47
            #10;
48
            raddr = 42;
49
            #10;
50
            raddr = 5;
51
            #10;
52
            we = 1;
53
            waddr = 127;
54
            wdata = 16'hF00D;
55
            raddr = 10;
56
            #10;
57
            we = 0;
58
            #10;
59
60
            raddr = 127;
61
            #10;
62
63
            $finish;
64
        end
65
   endmodule
67
```

```
VCD info: dumpfile assign3_problem5_bidirectional_shift_register.vcd opened
      for output.
  Kunwar Arpit Singh
   | WE | WAddr | WData | RAddr | RData
   | 0 | 0 | 0000 | 0 | xxxx
   | 1 | 10 | abcd | 0 | xxxx
   | 0 | 10 | abcd | 0 | xxxx
   | 1 | 42 | dead | 0 | xxxx
   | 0 | 42 | dead | 0 | xxxx
   | 0 | 42 | dead | 10 | xxxx
   | 0 | 42 | dead | 10 | abcd
10
   | 0 | 42 | dead | 42 | abcd
11
   | 0 | 42 | dead | 42 | dead
12
   | 0 | 42 | dead | 5 | dead
13
   | 0 | 42 | dead | 5 | xxxx
14
   | 1 | 127 | f00d | 10 | xxxx
15
   | 1 | 127 | f00d | 10 | abcd
16
   | 0 | 127 | f00d | 10 | abcd
17
   | 0 | 127 | f00d | 127 | abcd
18
  | 0 | 127 | f00d | 127 | f00d
```

# **Output Screenshots**

Terminal output (Single Port RAM)



GTKWave waveform (Single Port RAM)

