

ECS 409/609

Assignment 4

Finite State Machine Assignment Solutions

Kunwar Arpit Singh


Submission Deadline: September 18, 2025

For code repository of this assignment:  Verilog Assignments

1. Problem 1

Problem statement

Implement a Verilog based Moore machine as shown in the given figure.



Verilog source

```
1 module moore_machine (input CLK, input RESET, input A, input B, output reg Q);
2
3     parameter S0 = 2'b00;
4     parameter S1 = 2'b01;
5     parameter S2 = 2'b10;
6
7     reg [1:0] current_state;
8     reg [1:0] next_state;
9
10    always @(posedge CLK) begin
11        if (RESET) begin
12            current_state <= S0;
13        end else begin
14            current_state <= next_state;
15        end
16    end
17
```

```

18  always @(*) begin
19      case (current_state)
20          S0: begin
21              if (A)
22                  next_state = S1;
23              else
24                  next_state = S0;
25          end
26
27          S1: begin
28              if (B)
29                  next_state = S2;
30              else
31                  next_state = S0;
32          end
33
34          S2: begin
35              next_state = S0;
36          end
37
38          default: begin
39              next_state = S0;
40          end
41      endcase
42  end
43
44  always @(*) begin
45      case (current_state)
46          S0: Q = 1'b0;
47          S1: Q = 1'b0;
48          S2: Q = 1'b1;
49          default: Q = 1'b0;
50      endcase
51  end
52 endmodule

```

Testbench

```

1  module moore_machine_tb;
2
3      reg clk;
4      reg reset;
5      reg A;
6      reg B;
7      wire Q;
8      reg [8*24-1:0] name;
9
10     moore_machine dut (.CLK(clk), .RESET(reset), .A(A), .B(B), .Q(Q));
11
12     initial begin

```



```

63
64         @(posedge clk);
65         @(posedge clk);
66         $finish;
67     end
68 endmodule

```

Output in Terminal

```

1 Kunwar Arpit Singh
2 VCD info: dumpfile assign4_problem1_moore_machine.vcd opened for output.
3 Kunwar Arpit Singh
4 | CLK | RESET | A | B | State | Output Q |
5 | 0 | 1 | 0 | 0 | xx | x |
6 | 1 | 1 | 0 | 0 | 00 | 0 |
7 | 0 | 1 | 0 | 0 | 00 | 0 |
8 | 1 | 0 | 0 | 0 | 00 | 0 |
9 | 0 | 0 | 0 | 0 | 00 | 0 |
10 For S0 -> S0 (A=0)
11 | CLK | RESET | A | B | State | Output Q |
12 | 1 | 0 | 0 | 1 | 00 | 0 |
13 | 0 | 0 | 0 | 1 | 00 | 0 |
14 For S0 -> S1 (A=1)
15 | CLK | RESET | A | B | State | Output Q |
16 | 1 | 0 | 1 | 0 | 00 | 0 |
17 | 0 | 0 | 1 | 0 | 00 | 0 |
18 For S1 -> S0 (B=0)
19 | CLK | RESET | A | B | State | Output Q |
20 | 1 | 0 | 1 | 0 | 01 | 0 |
21 | 0 | 0 | 1 | 0 | 01 | 0 |
22 For transition to S1
23 | CLK | RESET | A | B | State | Output Q |
24 | 1 | 0 | 1 | 0 | 00 | 0 |
25 | 0 | 0 | 1 | 0 | 00 | 0 |
26 For S1 -> S2 (B=1)
27 | CLK | RESET | A | B | State | Output Q |
28 | 1 | 0 | 0 | 1 | 01 | 0 |
29 | 0 | 0 | 0 | 1 | 01 | 0 |
30 For S2 -> S0 (unconditional)
31 | CLK | RESET | A | B | State | Output Q |
32 | 1 | 0 | 1 | 1 | 10 | 1 |
33 | 0 | 0 | 1 | 1 | 10 | 1 |
34 | 1 | 0 | 1 | 1 | 00 | 0 |
35 | 0 | 0 | 1 | 1 | 00 | 0 |
36 | 1 | 0 | 1 | 1 | 01 | 0 |
37 | 0 | 0 | 1 | 1 | 01 | 0 |
38 | 1 | 0 | 1 | 1 | 10 | 1 |

```

Output Screenshots

Terminal output (Moore Machine)

```
Kunwar Arpit Singh
VCD info: dumpfile assign4_problem1_moore_machine.vcd opened for output.
Kunwar Arpit Singh
```

CLK	RESET	A	B	State	Output Q
0	1	0	0	xx	x
1	1	0	0	00	0
0	1	0	0	00	0
1	0	0	0	00	0
0	0	0	0	00	0

For S0 -> S0 (A=0)

CLK	RESET	A	B	State	Output Q
1	0	0	1	00	0
0	0	0	1	00	0

For S0 -> S1 (A=1)

CLK	RESET	A	B	State	Output Q
1	0	1	0	00	0
0	0	1	0	00	0

For S1 -> S0 (B=0)

CLK	RESET	A	B	State	Output Q
1	0	1	0	01	0
0	0	1	0	01	0

For transition to S1

CLK	RESET	A	B	State	Output Q
1	0	1	0	00	0
0	0	1	0	00	0


For S1 -> S2 (B=1)

CLK	RESET	A	B	State	Output Q
1	0	0	1	01	0
0	0	0	1	01	0

For S2 -> S0 (unconditional)

CLK	RESET	A	B	State	Output Q
1	0	1	1	10	1
0	0	1	1	10	1
1	0	1	1	00	0
0	0	1	1	00	0
1	0	1	1	01	0
0	0	1	1	01	0
1	0	1	1	10	1


GTKWave waveform (Moore Machine)



2. Problem 2

Problem statement

Implement the Verilog based Mealy machine as given in the given figure.



Verilog source

```
1 module mealy_machine(input CLK, input RESET, input A, input B, output reg Y);
2
3     parameter S0 = 2'b00;
4     parameter S1 = 2'b01;
5     parameter S2 = 2'b10;
6
7     reg [1:0] current_state;
8     reg [1:0] next_state;
9
10    always @(posedge CLK) begin
11        if (RESET)
12            current_state <= S0;
13        else
14            current_state <= next_state;
15    end
16
17    always @(current_state or A or B) begin
18        case (current_state)
19            S0: begin
20                if (A)
21                    next_state = S1;
22                else
23                    next_state = S0;
24            end
25            S1: begin
26                if (B)
27                    next_state = S2;
28                else
29                    next_state = S0;
30            end
31            S2: begin
32                if (A && B)
33                    next_state = S2;
34                else
```



```

24
25     reset = 1; A = 0; B = 0;
26     #15;
27     reset = 0;
28     #10;
29     A = 0; B = 0; #10;
30     A = 1; B = 0; #10;
31
32     A = 1; B = 0; #10;
33     A = 1; B = 0; #10;
34     A = 0; B = 1; #10;
35
36     A = 1; B = 1; #10;
37     A = 1; B = 1; #10;
38
39     A = 0; B = 1; #10;
40
41     A = 1; B = 0; #10;
42     A = 0; B = 1; #10;
43
44     A = 1; B = 0; #10;
45
46     #20;
47     $finish;
48 end
49
50 endmodule

```

Output in Terminal

```

1 Kunwar Arpit Singh
2 VCD info: dumpfile assign4_problem2_mealy_machine.vcd opened for output.
3 Kunwar Arpit Singh
4 | Reset | A | B | State | Output Y |
5 | 1 | 0 | 0 | xx | 0 |
6 | 1 | 0 | 0 | 00 | 0 |
7 | 0 | 0 | 0 | 00 | 0 |
8 | 0 | 1 | 0 | 01 | 0 |
9 | 0 | 1 | 0 | 00 | 0 |
10 | 0 | 1 | 0 | 01 | 0 |
11 | 0 | 0 | 1 | 10 | 0 |
12 | 0 | 1 | 1 | 10 | 1 |
13 | 0 | 0 | 1 | 00 | 0 |
14 | 0 | 1 | 0 | 01 | 0 |
15 | 0 | 0 | 1 | 10 | 0 |
16 | 0 | 1 | 0 | 00 | 0 |
17 | 0 | 1 | 0 | 01 | 0 |
18 | 0 | 1 | 0 | 00 | 0 |
19 | 0 | 1 | 0 | 01 | 0 |

```



Output Screenshots

Terminal output (Mealy Machine)

```
Kunwar Arpit Singh
VCD info: dumpfile assign4_problem2_mealy_machine.vcd opened for output.
Kunwar Arpit Singh
```

Reset	A	B	State	Output Y
1	0	0	xx	0
1	0	0	00	0
0	0	0	00	0
0	1	0	01	0
0	1	0	00	0
0	1	0	01	0
0	0	1	10	0
0	1	1	10	1
0	0	1	00	0
0	1	0	01	0
0	0	1	10	0
0	1	0	00	0
0	1	0	01	0
0	1	0	00	0
0	1	0	01	0

GTKWave waveform (Mealy Machine)



3. Problem 3

Problem statement

Implement an FSM in verilog that detects the input sequence 1101 on input variable x. The Verilog code should detect the desired input sequence every time it occurs, even if embedded in a sequence of bits. When the Verilog code detects the desired input sequence and output, Z should be 1; otherwise, Z should be zero. On resetting the state machine, your verilog code should return to the initial state S0.

Verilog source

```
1 module fsm_implementation(input CLK, input RESET, input x, output reg Z);
2
3     parameter S0 = 2'b00;
4     parameter S1 = 2'b01;
5     parameter S2 = 2'b10;
6     parameter S3 = 2'b11;
7
8     reg [1:0] current_state;
9     reg [1:0] next_state;
10
11     always @(posedge CLK or posedge RESET) begin
12         if(RESET)
13             current_state <= S0;
14         else
15             current_state <= next_state;
16     end
17
18     always @(current_state or x) begin
19         case (current_state)
20             S0:
21                 if(x)
22                     next_state = S1;
23                 else
24                     next_state = S0;
25             S1:
26                 if(x)
27                     next_state = S2;
28                 else
29                     next_state = S0;
30             S2:
31                 if(x)
32                     next_state = S2;
33                 else
34                     next_state = S3;
35             S3:
36                 if(x)
37                     next_state = S1;
38                 else
39                     next_state = S0;
```

```

40         default:
41             next_state = S0;
42     endcase
43 end
44
45 always @(current_state or x) begin
46     if (current_state == S3 && x == 1'b1)
47         Z = 1'b1;
48     else
49         Z = 1'b0;
50 end
51
52 endmodule

```

Testbench

```

1 module fsm_implementation_tb;
2     reg clk;
3     reg reset;
4     reg x;
5     wire Z;
6     reg [8*24-1:0] name;
7
8     fsm_implementation dut (.CLK(clk), .RESET(reset), .x(x), .Z(Z));
9
10    initial begin
11        clk = 0;
12        forever #5 clk = ~clk;
13    end
14
15    initial begin
16        name = "KunwarArpitSingh22185";
17        $display("KunwarArpitSingh");
18        $dumpfile("assign4_problem3_FSM_implementation.vcd");
19        $dumpvars(1, fsm_implementation_tb);
20        $display("KunwarArpitSingh");
21
22        reset = 1;
23        x = 0;
24        @(negedge clk);
25        @(negedge clk);
26        reset = 0;
27
28        $display("\nFor Sequence: 1101");
29        $display("|_Reset_|_Input_x_|_State_|_Output_Z_|");
30        @(negedge clk) x = 1;
31        @(negedge clk) x = 1;
32        @(negedge clk) x = 0;
33        @(negedge clk) x = 1;
34        @(negedge clk) x = 0;

```

```

35
36     $display("\nFor Sequence: 011010");
37     $display("|_Reset_|_Input_x_|_State_|_Output_Z_|");
38     @(negedge clk) x = 0;
39     @(negedge clk) x = 1;
40     @(negedge clk) x = 1;
41     @(negedge clk) x = 0;
42     @(negedge clk) x = 1;
43     @(negedge clk) x = 0;
44
45     $display("\nFor Sequence: 1101101");
46     $display("|_Reset_|_Input_x_|_State_|_Output_Z_|");
47     @(negedge clk) x = 1;
48     @(negedge clk) x = 1;
49     @(negedge clk) x = 0;
50     @(negedge clk) x = 1;
51     @(negedge clk) x = 1;
52     @(negedge clk) x = 0;
53     @(negedge clk) x = 1;
54     @(negedge clk) x = 0;
55
56     $display("\nFor Sequence: 11101");
57     $display("|_Reset_|_Input_x_|_State_|_Output_Z_|");
58     @(negedge clk) x = 1;
59     @(negedge clk) x = 1;
60     @(negedge clk) x = 1;
61     @(negedge clk) x = 0;
62     @(negedge clk) x = 1;
63     @(negedge clk) x = 0;
64
65     $display("\nFor Sequence: 0010100");
66     $display("|_Reset_|_Input_x_|_State_|_Output_Z_|");
67     @(negedge clk) x = 0;
68     @(negedge clk) x = 0;
69     @(negedge clk) x = 1;
70     @(negedge clk) x = 0;
71     @(negedge clk) x = 1;
72     @(negedge clk) x = 0;
73     @(negedge clk) x = 0;
74
75     #20 $finish;
76 end
77
78 // Monitor with timestamps for clearer debugging
79 initial begin
80     $monitor("|_%%b_|_%%b_|_%%b_|_%%b_|", reset, x, dut.
81         current_state, Z);
82 end
83 endmodule

```

Output in Terminal

```
1 Kunwar Arpit Singh
2 VCD info: dumpfile assign4_problem3_FSM_implementation.vcd opened for output.
3 Kunwar Arpit Singh
4 | 1 | 0 | 00 | 0 |
5 For Sequence: 1101
6 | Reset | Input x | State | Output Z |
7 | 0 | 0 | 00 | 0 |
8 | 0 | 1 | 00 | 0 |
9 | 0 | 1 | 01 | 0 |
10 | 0 | 1 | 10 | 0 |
11 | 0 | 0 | 10 | 0 |
12 | 0 | 0 | 11 | 0 |
13 | 0 | 1 | 11 | 1 |
14 | 0 | 1 | 01 | 0 |
15 For Sequence: 011010
16 | Reset | Input x | State | Output Z |
17 | 0 | 0 | 01 | 0 |
18 | 0 | 0 | 00 | 0 |
19 | 0 | 1 | 00 | 0 |
20 | 0 | 1 | 01 | 0 |
21 | 0 | 1 | 10 | 0 |
22 | 0 | 0 | 10 | 0 |
23 | 0 | 0 | 11 | 0 |
24 | 0 | 1 | 11 | 1 |
25 | 0 | 1 | 01 | 0 |
26 For Sequence: 1101101
27 | Reset | Input x | State | Output Z |
28 | 0 | 0 | 01 | 0 |
29 | 0 | 0 | 00 | 0 |
30 | 0 | 1 | 00 | 0 |
31 | 0 | 1 | 01 | 0 |
32 | 0 | 1 | 10 | 0 |
33 | 0 | 0 | 10 | 0 |
34 | 0 | 0 | 11 | 0 |
35 | 0 | 1 | 11 | 1 |
36 | 0 | 1 | 01 | 0 |
37 | 0 | 1 | 10 | 0 |
38 | 0 | 0 | 10 | 0 |
39 | 0 | 0 | 11 | 0 |
40 | 0 | 1 | 11 | 1 |
41 | 0 | 1 | 01 | 0 |
42 For Sequence: 11101
43 | Reset | Input x | State | Output Z |
44 | 0 | 0 | 01 | 0 |
45 | 0 | 0 | 00 | 0 |
46 | 0 | 1 | 00 | 0 |
47 | 0 | 1 | 01 | 0 |
48 | 0 | 1 | 10 | 0 |
49 | 0 | 0 | 10 | 0 |
```

```

50 | 0 | 0 | 11 | 0 |
51 | 0 | 1 | 11 | 1 |
52 | 0 | 1 | 01 | 0 |
53 For Sequence: 0010100
54 | Reset | Input x | State | Output Z |
55 | 0 | 0 | 01 | 0 |
56 | 0 | 0 | 00 | 0 |
57 | 0 | 1 | 00 | 0 |
58 | 0 | 1 | 01 | 0 |
59 | 0 | 0 | 01 | 0 |
60 | 0 | 0 | 00 | 0 |
61 | 0 | 1 | 00 | 0 |
62 | 0 | 1 | 01 | 0 |
63 | 0 | 0 | 01 | 0 |
64 | 0 | 0 | 00 | 0 |

```

Output Screenshots

Terminal output (FSM Implementation)

```

Kumar Arpit Singh
VCD info: dumpfile assign4_problem3_fsm_implementation.vcd opened for output.
Kumar Arpit Singh

1 | 0 | 00 | 0 |

For Sequence: 1101
Reset | Input x | State | Output Z |
0 | 0 | 00 | 0 |
0 | 1 | 00 | 0 |
0 | 1 | 01 | 0 |
0 | 1 | 10 | 0 |
0 | 0 | 10 | 0 |
0 | 0 | 11 | 0 |
0 | 1 | 11 | 1 |
0 | 1 | 01 | 0 |

For Sequence: 011010
Reset | Input x | State | Output Z |
0 | 0 | 01 | 0 |
0 | 0 | 00 | 0 |
0 | 1 | 00 | 0 |
0 | 1 | 01 | 0 |
0 | 1 | 10 | 0 |
0 | 0 | 10 | 0 |
0 | 0 | 11 | 0 |
0 | 1 | 11 | 1 |
0 | 1 | 01 | 0 |


For Sequence: 1101101
Reset | Input x | State | Output Z |
0 | 0 | 01 | 0 |
0 | 0 | 00 | 0 |
0 | 1 | 00 | 0 |
0 | 1 | 01 | 0 |
0 | 1 | 10 | 0 |
0 | 0 | 10 | 0 |
0 | 0 | 11 | 0 |
0 | 1 | 11 | 1 |
0 | 1 | 01 | 0 |
0 | 1 | 10 | 0 |
0 | 0 | 10 | 0 |
0 | 0 | 11 | 0 |
0 | 1 | 11 | 1 |
0 | 1 | 01 | 0 |

For Sequence: 11101
Reset | Input x | State | Output Z |
0 | 0 | 01 | 0 |
0 | 0 | 00 | 0 |
0 | 1 | 00 | 0 |
0 | 1 | 01 | 0 |
0 | 1 | 10 | 0 |
0 | 0 | 10 | 0 |
0 | 0 | 11 | 0 |
0 | 1 | 11 | 1 |
0 | 1 | 01 | 0 |

For Sequence: 0010100
Reset | Input x | State | Output Z |
0 | 0 | 01 | 0 |
0 | 0 | 00 | 0 |
0 | 1 | 00 | 0 |
0 | 1 | 01 | 0 |
0 | 0 | 01 | 0 |
0 | 0 | 00 | 0 |
0 | 1 | 00 | 0 |
0 | 1 | 01 | 0 |
0 | 0 | 01 | 0 |
0 | 0 | 00 | 0 |

```

GTKWave waveform (FSM Implementation)



4. Problem 4

Problem statement

You are given two one-bit input signals (P_A and P_B) and one-bit output signal (O) for the following modular equation $2N(P_A) + N(P_B) = 1 \pmod{4}$. In this modular equation, $N(P_A)$ and $N(P_B)$ represent the total number of times the inputs P_A and P_B are high (i.e., logic 1) at each positive clock edge, respectively. The one-bit output signal, O , is set to 1 when the modular equation is satisfied (i.e., $2N(P_A) + N(P_B) = 1 \pmod{4}$), and 0 otherwise. An example that sets $O = 1$ at the end of third cycle would be:

- (1st cycle) $P_A = 0$ ($N(P_A) = 0$), $P_B = 0$ ($N(P_B) = 0$),
 $2N(P_A) + N(P_B) = 0 \pmod{4} \rightarrow O = 0$
- (2nd cycle) $P_A = 1$ ($N(P_A) = 1$), $P_B = 1$ ($N(P_B) = 1$),
 $2N(P_A) + N(P_B) = 3 \pmod{4} \rightarrow O = 0$
- (3rd cycle) $P_A = 1$ ($N(P_A) = 2$), $P_B = 0$ ($N(P_B) = 1$),
 $2N(P_A) + N(P_B) = 5 \pmod{4} \rightarrow O = 1$
- (4th cycle) $P_A = 0$ ($N(P_A) = 2$), $P_B = 1$ ($N(P_B) = 2$),
 $2N(P_A) + N(P_B) = 6 \pmod{4} \rightarrow O = 0$

Considering this state diagram implementation, write the Verilog code based on the above description.

Verilog source

```
1 module state_diagram_implementation (input clk, input reset, input P_A, input
  P_B, output reg O);
2
3   reg [1:0] state;
4   reg [1:0] next_state;
5
6   parameter STATE_0 = 2'b00;
7   parameter STATE_1 = 2'b01;
8   parameter STATE_2 = 2'b10;
9   parameter STATE_3 = 2'b11;
10
11  always @(posedge clk or posedge reset) begin
12      if (reset) begin
13          state <= STATE_0;
14          O <= 1'b0;
15      end else begin
16          state <= next_state;
17          O <= (next_state == STATE_1);
18      end
19  end
20
21  always @(*) begin
22      case (state)
```

```

23     STATE_0: begin
24         case ({P_A, P_B})
25             2'b00: next_state = STATE_0;
26             2'b01: next_state = STATE_1;
27             2'b10: next_state = STATE_2;
28             2'b11: next_state = STATE_3;
29         endcase
30     end
31     STATE_1: begin
32         case ({P_A, P_B})
33             2'b00: next_state = STATE_1;
34             2'b01: next_state = STATE_2;
35             2'b10: next_state = STATE_3;
36             2'b11: next_state = STATE_0;
37         endcase
38     end
39     STATE_2: begin
40         case ({P_A, P_B})
41             2'b00: next_state = STATE_2;
42             2'b01: next_state = STATE_3;
43             2'b10: next_state = STATE_0;
44             2'b11: next_state = STATE_1;
45         endcase
46     end
47     STATE_3: begin
48         case ({P_A, P_B})
49             2'b00: next_state = STATE_3;
50             2'b01: next_state = STATE_0;
51             2'b10: next_state = STATE_1;
52             2'b11: next_state = STATE_2;
53         endcase
54     end
55     default: next_state = STATE_0;
56 endcase
57 end
58
59 endmodule

```

Testbench

```

1 module state_diagram_implementation_tb;
2
3     // Testbench signals
4     reg clk;
5     reg reset;
6     reg P_A;
7     reg P_B;
8     wire 0;
9     reg [8*24-1:0] name;

```



```

10 state_diagram_implementation uut (.clk(clk), .reset(reset), .P_A(P_A), .P_B
    (P_B), .O(0));
11
12 always #5 clk = ~clk;
13
14 integer N_PA, N_PB;
15 integer expected_value;
16 integer cycle_count;
17
18 initial begin
19     name = "Kunwar_Arpit_Singh_22185";
20     $display("Kunwar_Arpit_Singh");
21     $dumpfile("assign4_problem4_state_diagram_implementation.vcd");
22     $dumpvars(1, state_diagram_implementation_tb);
23     $display("Kunwar_Arpit_Singh");
24
25     clk = 0;
26     reset = 1;
27     P_A = 0;
28     P_B = 0;
29     N_PA = 0;
30     N_PB = 0;
31     cycle_count = 0;
32
33     #10;
34     reset = 0;
35
36     $display("|_Cycle_|_P_A_|_P_B_|_N(P_A)|_N(P_B)|_2*N(P_A)+N(P_B)|_
        mod4_|_0_|_Expected_|");
37     $display("-----");
38
39     test_cycle(0, 0);
40     test_cycle(1, 1);
41     test_cycle(1, 0);
42     test_cycle(0, 1);
43
44     test_cycle(1, 1);
45     test_cycle(0, 0);
46     test_cycle(1, 0);
47     test_cycle(0, 1);
48
49     #20;
50     $finish;
51 end
52
53 task test_cycle;
54     input pa_val;
55     input pb_val;
56     begin
57         P_A = pa_val;
58         P_B = pb_val;

```

```

59
60     @(posedge clk);
61
62     if (pa_val) N_PA = N_PA + 1;
63     if (pb_val) N_PB = N_PB + 1;
64
65     cycle_count = cycle_count + 1;
66
67     #2;
68
69     expected_value = (2 * N_PA + N_PB) % 4;
70
71     $display(" | %0d | %0d | %0d | %0d | %0d | %0d | %0d | %0d |", cycle_count, P_A, P_B,
72             N_PA, N_PB, 2*N_PA + N_PB, expected_value, 0, (expected_value
73             == 1));
74
75     end
76     endtask
77
78 endmodule

```

Output in Terminal

```

1 Kunwar Arpit Singh
2 VCD info: dumpfile assign4_problem4_state_diagram_implementation.vcd opened
  for output.
3 Kunwar Arpit Singh
4 | Cycle | P_A | P_B | N(P_A) | N(P_B) | 2*N(P_A)+N(P_B) | mod4 | 0 | Expected
  |
5 -----
6 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
7 | 2 | 1 | 1 | 1 | 1 | 3 | 3 | 0 | 0 |
8 | 3 | 1 | 0 | 2 | 1 | 5 | 1 | 1 | 1 |
9 | 4 | 0 | 1 | 2 | 2 | 6 | 2 | 0 | 0 |
10 | 5 | 1 | 1 | 3 | 3 | 9 | 1 | 1 | 1 |
11 | 6 | 0 | 0 | 3 | 3 | 9 | 1 | 1 | 1 |
12 | 7 | 1 | 0 | 4 | 3 | 11 | 3 | 0 | 0 |
13 | 8 | 0 | 1 | 4 | 4 | 12 | 0 | 0 | 0 |

```

Output Screenshots

Terminal output (State Diagram Implementation)

```
Kunwar Arpit Singh
VCD info: dumpfile assign4_problem4_state_diagram_implementation.vcd opened for output.
Kunwar Arpit Singh
```

Cycle	P_A	P_B	N(P_A)	N(P_B)	2*N(P_A)+N(P_B)	mod4	O	Expected
1	0	0	0	0	0	0	0	0
2	1	1	1	1	3	3	0	0
3	1	0	2	1	5	1	1	1
4	0	1	2	2	6	2	0	0
5	1	1	3	3	9	1	1	1
6	0	0	3	3	9	1	1	1
7	1	0	4	3	11	3	0	0
8	0	1	4	4	12	0	0	0

GTKWave waveform (State Diagram Implementation)

