ECS 409/609 Assignment 4 Finite State Machine Assignment Solutions


Kunwar Arpit Singh

Submission Deadline: September 18, 2025
For code repository of this assignment: **©Verilog Assignments**

1. Problem 1

Problem statement

Implement a Verilog based Moore machine as shown in the given figure.



```
module moore_machine (input CLK, input RESET, input A, input B, output reg Q);
2
       parameter S0 = 2'b00;
3
       parameter S1 = 2'b01;
       parameter S2 = 2'b10;
       reg [1:0] current_state;
       reg [1:0] next_state;
       always @(posedge CLK) begin
10
           if (RESET) begin
11
               current_state <= S0;</pre>
12
           end else begin
13
               current_state <= next_state;</pre>
14
           end
       end
16
17
```

```
always @(*) begin
18
           case (current_state)
19
                S0: begin
20
                    if (A)
21
                        next_state = S1;
22
                    else
23
                        next_state = S0;
24
                end
26
                S1: begin
27
                    if (B)
28
                        next_state = S2;
29
30
                    else
                        next_state = S0;
31
                end
32
33
                S2: begin
34
                    next_state = S0;
35
36
                end
37
                default: begin
38
                    next_state = S0;
39
                end
40
           endcase
41
       end
42
       always @(*) begin
44
           case (current_state)
45
                S0: Q = 1'b0;
46
                S1: Q = 1'b0;
47
                S2: Q = 1'b1;
48
                default: Q = 1'b0;
49
           endcase
50
       end
51
   endmodule
52
```

```
module moore_machine_tb;
2
       reg clk;
3
       reg reset;
4
       reg A;
5
       reg B;
       wire Q;
       reg [8*24-1:0] name;
       moore_machine dut (.CLK(clk), .RESET(reset), .A(A), .B(B), .Q(Q));
10
11
       initial begin
12
```

```
clk = 0;
13
             forever #5 clk = ~clk;
14
         end
15
16
         initial begin
17
             name = "_Kunwar_Arpit_Singh_22185";
18
             $display("Kunwar_Arpit_Singh");
19
             $dumpfile("assign4_problem1_moore_machine.vcd");
             $dumpvars(1, moore_machine_tb);
21
             $display("Kunwar_Arpit_Singh");
22
23
             $display("|\_CLK\_|\_RESET\_|\_A\_|\_B\_|\_State\_|\_Output\_Q\_\|\");
24
             25
                  reset, A, B, dut.current_state, Q);
26
             reset = 1; A = 0; B = 0;
27
             @(posedge clk);
28
             @(posedge clk);
29
30
             reset = 0;
31
             @(posedge clk);
32
33
             A = 0; B = 1;
34
             \frac{\text{display}(\text{"For} S0_{\square} - S0_{\square}(A=0))}{\text{;}}
35
             $display("|\_CLK\_|\_RESET\_|\_A\_|\_B\_|\_State\_|\_Output\_Q\_\|\");
             @(posedge clk);
37
38
             A = 1; B = 0;
39
             \frac{\text{sdisplay}(\text{"For} S0_{\square} - S1_{\square}(A=1))}{\text{;}}
40
             $display("|\_CLK\_|\_RESET\_|\_A\_|\_B\_|\_State\_|\_Output\_Q\_\|\");
41
             @(posedge clk);
43
             A = 1; B = 0;
44
             \frac{\text{sdisplay}(\text{"For} S1_{\square} - S0_{\square}(B=0)\text{"})}{\text{;}}
45
             $display("|\_CLK\_|\_RESET\_|\_A\_|\_B\_|\_State\_|\_Output\_Q\_\|\");
46
             @(posedge clk);
47
             A = 1; B = 0;
49
             $display("ForutransitionutouS1");
50
             $display("|\_CLK\_|\_RESET\_|\_A\_|\_B\_|\_State\_|\_Output\_Q\_\|\");
51
             @(posedge clk);
52
53
             A = 0; B = 1;
             \frac{\text{sdisplay}(\text{"For} S1_{\square} - S2_{\square}(B=1)\text{"})}{\text{;}}
55
             $display("|\_CLK\_|\_RESET\_|\_A\_|\_B\_|\_State\_|\_Output\_Q\_\|\");
56
             @(posedge clk);
57
58
             A = 1; B = 1;
59
             \frac{\text{sdisplay}(\text{"For} S2_{\square} - S0_{\square}(\text{unconditional})")};
             $\display("\_CLK_\\\_\RESET_\\\_A_\\\_B_\\\_State_\\\_Output_\Q_\\\\");
61
             @(posedge clk);
62
```

```
Kunwar Arpit Singh
   VCD info: dumpfile assign4_problem1_moore_machine.vcd opened for output.
   Kunwar Arpit Singh
   | CLK | RESET | A | B | State | Output Q |
   | 0 | 1 | 0 | 0 | xx | x |
   | 1 | 1 | 0 | 0 | 00 | 0 |
   | 0 | 1 | 0 | 0 | 00 | 0 |
   | 1 | 0 | 0 | 0 | 00 | 0 |
   | 0 | 0 | 0 | 0 | 00 | 0 |
   For SO -> SO (A=0)
   | CLK | RESET | A | B | State | Output Q |
11
   | 1 | 0 | 0 | 1 | 00 | 0 |
12
   | 0 | 0 | 0 | 1 | 00 | 0 |
   For S0 -> S1 (A=1)
14
   | CLK | RESET | A | B | State | Output Q |
15
   | 1 | 0 | 1 | 0 | 00 | 0 |
16
   | 0 | 0 | 1 | 0 | 00 | 0 |
17
   For S1 -> S0 (B=0)
18
   | CLK | RESET | A | B | State | Output Q |
   | 1 | 0 | 1 | 0 | 01 | 0 |
20
   | 0 | 0 | 1 | 0 | 01 | 0 |
21
   For transition to S1
22
   | CLK | RESET | A | B | State | Output Q |
23
   | 1 | 0 | 1 | 0 | 00 | 0 |
24
   | 0 | 0 | 1 | 0 | 00 | 0 |
   For S1 -> S2 (B=1)
26
   | CLK | RESET | A | B | State | Output Q |
27
   | 1 | 0 | 0 | 1 | 01 | 0 |
28
   | 0 | 0 | 0 | 1 | 01 | 0 |
29
   For S2 -> S0 (unconditional)
   | CLK | RESET | A | B | State | Output Q |
   | 1 | 0 | 1 | 1 | 10 | 1 |
   | 0 | 0 | 1 | 1 | 10 | 1 |
33
   | 1 | 0 | 1 | 1 | 00 | 0 |
34
   | 0 | 0 | 1 | 1 | 00 | 0 |
   | 1 | 0 | 1 | 1 | 01 | 0 |
36
   | 0 | 0 | 1 | 1 | 01 | 0 |
37
   | 1 | 0 | 1 | 1 | 10 | 1 |
38
```

Terminal output (Moore Machine)

Kunwan	Arpit S	ingh					
			gn4 prob	lem1 moore	_machine.vcd	l opened f	or output.
	Arpit S		or				
		A B	State	Output Q	1		
0	1	0 0	xx ·	x	Ĥ.		
1	1	0 0	00	0	i i		
0	1	0 0	00	0	i i		
1	0	0 0	00	0	i i		
0	0	0 0 1	00	0	1		
For S0 -> S0 (A=0)							
CLK	RESET	A B	State	Output Q	1		
1	0	0 1	00	0	1		
0	0	0 1	00	0	1		
For S0 -> S1 (A=1)							
CLK	RESET	A B	State	Output Q	1		
1	0	1 0	00	0	- 1		
0	0	1 0	00	0	1		
For S1 -> S0 (B=0)							
CLK	RESET	A B	State	Output Q	1		
1	0	1 0	01	0	1		
0	0	1 0	01	0	1		
For transition to S1							
CLK	RESET	A B	State	Output Q	1		
1	0	1 0	00	0	1		
0	0	1 0	00	0	1		
For S1 -> S2 (B=1)							
CLK	RESET	A B	State	Output Q	1		
1	0	0 1	01	0	1		
0	0	0 1	01	0	1		
For S2 -> S0 (unconditional)							
CLK	RESET	A B	State	Output Q			
1	0	1 1	10	1			
0	0	1 1	10	1			
1	0	1 1	00	0	T		
0	0	1 1	00	0	T		
1	0	1 1	01	0			
0	0	1 1	01	0			
1	0	1 1	10	1	T		


GTKWave waveform (Moore Machine)



2. Problem 2

Problem statement

Implement the Verilog based Mealy machine as given in the given figure.



```
module mealy_machine(input CLK, input RESET, input A, input B, output reg Y);
1
2
       parameter S0 = 2'b00;
3
       parameter S1 = 2'b01;
       parameter S2 = 2'b10;
6
       reg [1:0] current_state;
       reg [1:0] next_state;
       always @(posedge CLK) begin
10
           if (RESET)
11
               current_state <= S0;</pre>
12
           else
13
               current_state <= next_state;</pre>
14
       end
15
16
       always @(current_state or A or B) begin
17
           case (current_state)
18
               S0: begin
19
                   if (A)
20
                       next_state = S1;
21
                   else
22
                       next_state = S0;
23
               end
24
               S1: begin
25
                   if (B)
26
                       next_state = S2;
27
                   else
28
                       next_state = S0;
29
               end
30
               S2: begin
31
                   if (A && B)
32
                       next_state = S2;
33
                   else
34
```


```
next_state = S0;
35
                end
                default: begin
37
                    next_state = S0;
38
                end
39
            endcase
40
        end
41
42
       always @(current_state or A or B) begin
43
            case (current_state)
44
                S0: Y = 0;
45
                S1: Y = 0;
46
                S2: begin
47
                    if (A && B)
                        Y = 1;
49
                    else
50
                        Y = 0;
51
                end
52
                default: Y = 0;
53
            endcase
       end
55
56
   endmodule
57
```

```
module mealy_machine_tb;
       reg clk;
3
       reg reset;
       reg A;
5
       reg B;
       wire Y;
       reg [8*24-1:0] name;
       mealy_machine dut (.CLK(clk), .RESET(reset), .A(A), .B(B), .Y(Y));
10
       initial begin
11
           clk = 0;
12
           forever #5 clk = ~clk;
13
       end
15
       initial begin
16
           name = "\"Kunwar\Arpit\"Singh\"22185";
17
18
           $display("Kunwar_Arpit_Singh");
           $dumpfile("assign4_problem2_mealy_machine.vcd");
19
           $dumpvars(1, mealy_machine_tb);
           $display("Kunwar_Arpit_Singh");
^{21}
           $display("|\_Reset\_|\_A\_|\_B\_|\_State\_|\_\Output\_Y\_|");
22
           $monitor("|____%b___|_%b__|_%b__|__%b____|___%b_____|", reset, A, B, dut
23
               .current_state, Y);
```


```
24
           reset = 1; A = 0; B = 0;
25
           #15;
26
           reset = 0;
27
           #10;
28
           A = 0; B = 0; #10;
29
           A = 1; B = 0; #10;
30
31
           A = 1; B = 0; #10;
32
           A = 1; B = 0; #10;
33
           A = 0; B = 1; #10;
34
35
           A = 1; B = 1; #10;
36
           A = 1; B = 1; #10;
37
38
           A = 0; B = 1; #10;
39
40
           A = 1; B = 0; #10;
41
           A = 0; B = 1; #10;
42
43
           A = 1; B = 0; #10;
44
45
           #20;
46
            $finish;
47
       end
48
49
   endmodule
```

```
Kunwar Arpit Singh
   VCD info: dumpfile assign4_problem2_mealy_machine.vcd opened for output.
   Kunwar Arpit Singh
3
   | Reset | A | B | State | Output Y |
   | 1 | 0 | 0 | xx | 0 |
   | 1 | 0 | 0 | 00 | 0 |
   | 0 | 0 | 0 | 00 | 0 |
   | 0 | 1 | 0 | 01 | 0 |
   | 0 | 1 | 0 | 00 | 0 |
   | 0 | 1 | 0 | 01 | 0 |
   | 0 | 0 | 1 | 10 | 0 |
11
   | 0 | 1 | 1 | 10 | 1 |
12
   | 0 | 0 | 1 | 00 | 0 |
13
14
   | 0 | 1 | 0 | 01 | 0 |
   | 0 | 0 | 1 | 10 | 0 |
15
   | 0 | 1 | 0 | 00 | 0 |
   | 0 | 1 | 0 | 01 | 0 |
^{17}
   | 0 | 1 | 0 | 00 | 0 |
18
   | 0 | 1 | 0 | 01 | 0 |
19
```

Terminal output (Mealy Machine)



GTKWave waveform (Mealy Machine)



3. Problem 3

Problem statement

Implement an FSM in verilog that detects the input sequence 1101 on input variable x. The Verilog code should detect the desired input sequence every time it occurs, even if embedded in a sequence of bits. When the Verilog code detects the desired input sequence and output, Z should be 1; otherwise, Z should be zero. On resetting the state machine, your verilog code should return to the initial state S0.

```
module fsm_implementation(input CLK, input RESET, input x, output reg Z);
2
       parameter S0 = 2'b00;
3
       parameter S1 = 2'b01;
       parameter S2 = 2'b10;
       parameter S3 = 2'b11;
       reg [1:0] current_state;
       reg [1:0] next_state;
9
10
       always @(posedge CLK or posedge RESET) begin
11
           if (RESET)
12
                current_state <= S0;</pre>
13
           else
14
               current_state <= next_state;</pre>
15
       end
16
17
       always @(current_state or x) begin
18
           case (current_state)
19
               S0:
20
                    if(x)
21
                       next_state = S1;
22
                    else
23
                       next_state = S0;
24
               S1:
25
                    if(x)
26
                       next_state = S2;
27
                    else
28
                       next_state = S0;
29
               S2:
30
                    if(x)
31
                        next_state = S2;
32
                    else
33
                       next_state = S3;
34
               S3:
35
                    if(x)
36
                        next_state = S1;
37
                    else
38
                       next_state = S0;
39
```

```
default:
40
                    next_state = S0;
41
            endcase
42
       end
43
44
       always @(current_state or x) begin
45
            if (current_state == S3 && x == 1'b1)
46
                Z = 1'b1;
47
            else
48
                Z = 1, b0;
49
       end
50
51
   endmodule
```


```
module fsm_implementation_tb;
       reg clk;
2
       reg reset;
3
       reg x;
4
       wire Z;
       reg [8*24-1:0] name;
       fsm_implementation dut (.CLK(clk), .RESET(reset), .x(x), .Z(Z));
       initial begin
10
           clk = 0;
11
           forever #5 clk = ~clk;
       end
13
14
       initial begin
15
           name = "_Kunwar_Arpit_Singh_22185";
16
           $display("Kunwar_Arpit_Singh");
17
           $dumpfile("assign4_problem3_FSM_implementation.vcd");
18
           $dumpvars(1, fsm_implementation_tb);
19
           $display("Kunwar_Arpit_Singh");
20
21
           reset = 1;
22
           x = 0;
23
           @(negedge clk);
24
           @(negedge clk);
25
           reset = 0;
26
27
28
           $display("\nFor_Sequence:_1101");
           $display("|\_Reset\_|\_Input\_\x\_|\_State\_|\_Output\_Z\_|");
29
           0(negedge clk) x = 1;
30
           0(negedge clk) x = 1;
31
           @(negedge clk) x = 0;
32
           0(negedge clk) x = 1;
33
           0(negedge clk) x = 0;
34
```

```
35
           $display("\nFor_Sequence:_011010");
36
           $display("|\_Reset\_|\_Input\_\x\_|\_State\_|\_Output\_\Z\_|");
37
           @(negedge clk) x = 0;
38
           0(negedge clk) x = 1;
39
           0(negedge clk) x = 1;
40
           0(negedge clk) x = 0;
41
           0(negedge clk) x = 1;
42
           0(negedge clk) x = 0;
43
44
           $display("\nFor_Sequence:_1101101");
45
           $display("|\_Reset\_|\_Input\_\x\_|\_State\_|\_Output\_\Z\_|");
46
           0(negedge clk) x = 1;
47
           0(negedge clk) x = 1;
           0(negedge clk) x = 0;
49
           0(negedge clk) x = 1;
50
           0(negedge clk) x = 1;
51
           @(negedge clk) x = 0;
52
           0(negedge clk) x = 1;
53
           0(negedge clk) x = 0;
55
           $display("\nFor Sequence: 11101");
56
           $display("|\_Reset\_|\_Input\_\x_\_|\_State\_|\_Output\_\Z_\_|");
57
           0(negedge clk) x = 1;
58
           @(negedge clk) x = 1;
59
           0(negedge clk) x = 1;
           0(negedge clk) x = 0;
61
           0(negedge clk) x = 1;
62
           @(negedge clk) x = 0;
63
64
           $display("\nFor_Sequence:_0010100");
65
           $display("|\_Reset\_|\_Input\_\x\_|\_State\_|\_Output\_Z\_|");
           0(negedge clk) x = 0;
67
           0(negedge clk) x = 0;
68
           0(negedge clk) x = 1;
69
           0(negedge clk) x = 0;
70
           @(negedge clk) x = 1;
71
           0(negedge clk) x = 0;
72
           @(negedge clk) x = 0;
73
74
           #20 $finish;
75
       end
76
77
       // Monitor with timestamps for clearer debugging
78
       initial begin
79
           $monitor("|____%b____|___%b____|____%b___|_____%b____|", reset, x, dut.
80
               current_state, Z);
       end
81
   endmodule
```

```
Kunwar Arpit Singh
   VCD info: dumpfile assign4_problem3_FSM_implementation.vcd opened for output.
   Kunwar Arpit Singh
   | 1 | 0 | 00 | 0 |
   For Sequence: 1101
   | Reset | Input x | State | Output Z |
   | 0 | 0 | 00 | 0 |
   | 0 | 1 | 00 | 0 |
   | 0 | 1 | 01 | 0 |
   | 0 | 1 | 10 | 0 |
   | 0 | 0 | 10 | 0 |
11
   | 0 | 0 | 11 | 0 |
12
   | 0 | 1 | 11 | 1 |
13
   | 0 | 1 | 01 | 0 |
14
   For Sequence: 011010
   | Reset | Input x | State | Output Z |
16
   | 0 | 0 | 01 | 0 |
17
   | 0 | 0 | 00 | 0 |
18
   | 0 | 1 | 00 | 0 |
19
   | 0 | 1 | 01 | 0 |
   | 0 | 1 | 10 | 0 |
21
   | 0 | 0 | 10 | 0 |
22
   | 0 | 0 | 11 | 0 |
   | 0 | 1 | 11 | 1 |
24
   | 0 | 1 | 01 | 0 |
   For Sequence: 1101101
   | Reset | Input x | State | Output Z |
27
   | 0 | 0 | 01 | 0 |
28
   | 0 | 0 | 00 | 0 |
29
   | 0 | 1 | 00 | 0 |
   | 0 | 1 | 01 | 0 |
31
   | 0 | 1 | 10 | 0 |
   | 0 | 0 | 10 | 0 |
33
   | 0 | 0 | 11 | 0 |
34
   | 0 | 1 | 11 | 1 |
35
   | 0 | 1 | 01 | 0 |
36
   | 0 | 1 | 10 | 0 |
   | 0 | 0 | 10 | 0 |
   | 0 | 0 | 11 | 0 |
   | 0 | 1 | 11 | 1 |
40
   | 0 | 1 | 01 | 0 |
41
   For Sequence: 11101
42
   | Reset | Input x | State | Output Z |
43
   | 0 | 0 | 01 | 0 |
44
   | 0 | 0 | 00 | 0 |
45
   | 0 | 1 | 00 | 0 |
   | 0 | 1 | 01 | 0 |
47
   | 0 | 1 | 10 | 0 |
  | 0 | 0 | 10 | 0 |
```

```
| 0 | 0 | 11 | 0 |
   | 0 | 1 | 11 | 1 |
   | 0 | 1 | 01 | 0 |
52
  For Sequence: 0010100
53
   | Reset | Input x | State | Output Z |
54
   | 0 | 0 | 01 | 0 |
55
   1010100101
56
   | 0 | 1 | 00 | 0 |
   | 0 | 1 | 01 | 0 |
58
   | 0 | 0 | 01 | 0 |
59
   1010100101
60
   | 0 | 1 | 00 | 0 |
61
   | 0 | 1 | 01 | 0 |
62
   | 0 | 0 | 01 | 0 |
   1010100101
```

Terminal output (FSM Implementation)



GTKWave waveform (FSM Implementation)



4. Problem 4

Problem statement

You are given two one-bit input signals $(P_A \text{ and } P_B)$ and one-bit output signal (O) for the following modular equation $2N(P_A) + N(P_B) = 1 \pmod{4}$. In this modular equation, $N(P_A)$ and $N(P_B)$ represent the total number of times the inputs P_A and P_B are high (i.e., logic 1) at each positive clock edge, respectively. The one-bit output signal, O, is set to 1 when the modular equation is satisfied (i.e., $2N(P_A) + N(P_B) = 1 \pmod{4}$), and 0 otherwise. An example that sets O = 1 at the end of third cycle would be:

```
• (1^{st} \text{ cycle}) P_A = 0 \ (N(P_A) = 0), P_B = 0 \ (N(P_B) = 0), 2N(P_A) + N(P_B) = 0 \ (\text{mod } 4) \to O = 0

• (2^{nd} \text{ cycle}) P_A = 1 \ (N(P_A) = 1), P_B = 1 \ (N(P_B) = 1), 2N(P_A) + N(P_B) = 3 \ (\text{mod } 4) \to O = 0

• (3^{rd} \text{ cycle}) P_A = 1 \ (N(P_A) = 2), P_B = 0 \ (N(P_B) = 1), 2N(P_A) + N(P_B) = 5 \ (\text{mod } 4) \to O = 1

• (4^{th} \text{ cycle}) P_A = 0 \ (N(P_A) = 2), P_B = 1 \ (N(P_B) = 2), 2N(P_A) + N(P_B) = 6 \ (\text{mod } 4) \to O = 0
```

Considering this state diagram implementation, write the Verilog code based on the above description.

```
module state_diagram_implementation (input clk, input reset, input P_A, input
       P_B, output reg 0);
2
       reg [1:0] state;
3
       reg [1:0] next_state;
4
5
       parameter STATE_0 = 2'b00;
6
       parameter STATE_1 = 2'b01;
       parameter STATE_2 = 2'b10;
       parameter STATE_3 = 2'b11;
9
10
       always @(posedge clk or posedge reset) begin
11
           if (reset) begin
12
               state <= STATE_0;</pre>
13
               0 <= 1'b0;
14
           end else begin
15
               state <= next_state;</pre>
16
               0 <= (next_state == STATE_1);</pre>
17
           end
18
19
       end
20
       always @(*) begin
21
           case (state)
22
```

```
STATE_0: begin
23
                   case ({P_A, P_B})
24
                       2'b00: next_state = STATE_0;
25
                       2'b01: next_state = STATE_1;
26
                       2'b10: next_state = STATE_2;
27
                       2'b11: next_state = STATE_3;
28
                   endcase
29
               end
               STATE_1: begin
31
                   case ({P_A, P_B})
32
                       2'b00: next_state = STATE_1;
33
                       2'b01: next_state = STATE_2;
34
                       2'b10: next_state = STATE_3;
35
                       2'b11: next_state = STATE_0;
36
                   endcase
37
               end
38
               STATE_2: begin
39
                   case ({P_A, P_B})
40
                       2'b00: next_state = STATE_2;
41
                       2'b01: next_state = STATE_3;
42
                       2'b10: next_state = STATE_0;
43
                       2'b11: next_state = STATE_1;
44
                   endcase
45
               end
46
               STATE_3: begin
47
                   case ({P_A, P_B})
                       2'b00: next_state = STATE_3;
49
                       2'b01: next_state = STATE_0;
50
                       2'b10: next_state = STATE_1;
51
                       2'b11: next_state = STATE_2;
52
                   endcase
53
54
               end
               default: next_state = STATE_0;
55
           endcase
56
       end
57
58
   endmodule
```

```
module state_diagram_implementation_tb;


// Testbench signals
reg clk;
reg reset;
reg P_A;
reg P_B;
wire 0;
reg [8*24-1:0] name;
```

```
state_diagram_implementation uut (.clk(clk), .reset(reset), .P_A(P_A), .P_B
10
            (P_B), .0(0);
11
       always #5 clk = ~clk;
12
13
        integer N_PA, N_PB;
14
        integer expected_value;
15
        integer cycle_count;
16
17
        initial begin
18
            name = "_Kunwar_Arpit_Singh_22185";
19
            $display("Kunwar_Arpit_Singh");
20
            $dumpfile("assign4_problem4_state_diagram_implementation.vcd");
21
            $dumpvars(1, state_diagram_implementation_tb);
22
            $display("Kunwar_Arpit_Singh");
23
24
            clk = 0;
25
            reset = 1;
26
            P_A = 0;
27
            P_B = 0;
            N_PA = 0;
29
            N_PB = 0;
30
            cycle_count = 0;
31
32
            #10;
33
            reset = 0;
34
35
            display("|_{\Box}Cycle_{\Box}|_{\Box}P_A_{\Box}|_{\Box}P_B_{\Box}|_{\Box}N(P_A)_{\Box}|_{\Box}N(P_B)_{\Box}|_{\Box}2*N(P_A)+N(P_B)_{\Box}|_{\Box}
36
                mod4_{\square}|_{\square}0_{\square}|_{\square}Expected_{\square}|");
            $display("-----");
37
38
            test_cycle(0, 0);
39
            test_cycle(1, 1);
40
            test_cycle(1, 0);
41
            test_cycle(0, 1);
42
43
            test_cycle(1, 1);
44
            test_cycle(0, 0);
45
            test_cycle(1, 0);
46
            test_cycle(0, 1);
47
48
            #20;
49
            $finish;
        end
51
52
        task test_cycle;
53
            input pa_val;
54
            input pb_val;
55
            begin
                P_A = pa_val;
57
                P_B = pb_val;
58
```

```
59
          @(posedge clk);
60
61
          if (pa_val) N_PA = N_PA + 1;
62
          if (pb_val) N_PB = N_PB + 1;
63
64
          cycle_count = cycle_count + 1;
65
          #2;
67
68
          expected_value = (2 * N_PA + N_PB) % 4;
69
70
          71
            N_PA, N_PB, 2*N_PA + N_PB, expected_value, O, (expected_value
            == 1));
72
       end
73
74
     endtask
  endmodule
```

```
Kunwar Arpit Singh
  VCD info: dumpfile assign4_problem4_state_diagram_implementation.vcd opened
      for output.
  Kunwar Arpit Singh
   | Cycle | P_A | P_B | N(P_A) | N(P_B) | 2*N(P_A)+N(P_B) | mod4 | 0 | Expected
      5
   | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
6
   | 2 | 1 | 1 | 1 | 1 | 3 | 3 | 0 | 0 |
  | 3 | 1 | 0 | 2 | 1 | 5 | 1 | 1 | 1 |
  | 4 | 0 | 1 | 2 | 2 | 6 | 2 | 0 | 0 |
  | 5 | 1 | 1 | 3 | 3 | 9 | 1 | 1 | 1 |
10
  | 6 | 0 | 0 | 3 | 3 | 9 | 1 | 1 | 1 |
11
  | | 7 | 1 | 0 | 4 | 3 | 11 | 3 | 0 | 0 |
  | 8 | 0 | 1 | 4 | 4 | 12 | 0 | 0 | 0 |
```

Terminal output (State Diagram Implementation)



GTKWave waveform (State Diagram Implementation)

