

## Lab 5 - Building a Simple Processor

In this lab you will be designing a simple 8-bit single-cycle processor which includes an ALU, a register file and control logic, using Verilog HDL. Follow the guidelines given here to build your processor.

The microarchitecture of a processor is designed based on an Instruction Set. Your processor should implement the instructions `add`, `sub`, `and`, `or`, `mov`, `loadi`, `j` and `beq`. All instructions are of 32-bit fixed length, and should be encoded in the format shown below.

|                         |                          |                   |                        |
|-------------------------|--------------------------|-------------------|------------------------|
| OP-CODE<br>(bits 31-24) | RD / IMM<br>(bits 23-16) | RT<br>(bits 15-8) | RS / IMM<br>(bits 7-0) |
|-------------------------|--------------------------|-------------------|------------------------|

- Bits (31-24) : OP-CODE field identifies the instruction's operation. This should be used by the control logic to interpret the remaining fields and derive the control signals.
- Bits (23-16) : A register (RD) to be written to in the register file, or an immediate value (jump or branch target offset).
- Bits (15-8) : A register (RT) to be read from in the register file.
- Bits (7-0) : A register (RS) to be read from in the register file, or an immediate value.

Here are some examples about the usage and descriptions of these instructions:

```
add 4 1 2 (add value in register 2 to value in register 1, and place the result in register 4)
sub 4 1 2 (subtract value in register 2 from the value in register 1, and place the result in register 4)
and 4 1 2 (perform bit-wise AND on values in registers 1 and 2, and place the result in register 4)
or  4 1 2 (perform bit-wise OR on values in registers 1 and 2, and place the result in register 4)
j   0x02 (jump 2 instructions forward from the next instruction to be executed, by manipulating the
          Program Counter. Ignore bits 15-0)
beq 0xFE 1 2 (if values in registers 1 and 2 are equal, branch 2 instructions backward by manipulating
              the Program Counter)
mov 4 1 (copy the value in register 1 to register 4. Ignore bits 15-8)
loadi 4 0xFF (load the immediate value 0xFF to register 4. Ignore bits 15-8)
```


You will be building your processor in four steps:

- In part 1, you will build an 8-bit ALU which implements all the functional units required to support the instructions `add`, `sub`, `and`, `or`, `mov`, and `loadi`.
- In part 2, you will implement a simple 8x8 register file.
- In part 3, you will implement the control logic and integrate all the components from parts 1 and 2 together to work as a complete processor.
- In part 4, you will upgrade your processor to support `j` and `beq` instructions.

## Part 1 – ALU

[25 marks]

At the heart of every computer processor is an Arithmetic Logic Unit (ALU). This is the part of the computer which performs arithmetic and logic operations on numbers, e.g. addition, subtraction, etc. Use Verilog language to implement an 8-bit ALU which can perform **four** different functions to support the instructions `add`, `sub`, `and`, `or`, `mov`, and `loadi` (note: we will not support `j` and `beq` at this stage). Figure 1, below, shows the interfaces of the ALU you will be implementing.



**Figure 1: Interfaces of the ALU**

The ALU that you are building should work with 8-bit operands. There should be two 8-bit input ports for operands (DATA1 and DATA2), one 8-bit output port (RESULT) and one 3-bit control input port (SELECT) which should be used to pick the required function inside the ALU out of the available four functions, based on the instruction's OP-CODE. (You may notice that two bits are enough for the SELECT interface as there are only four function choices. We're reserving the 3<sup>rd</sup> bit for future use.)

The 3-bit ALUOP control signal supplied to the SELECT port should be derived from OP-CODE using combinational logic, by the control unit. You may define suitable OP-CODE values for the given instruction set, and implement an appropriate mapping from OP-CODE to the ALUOP signal when you design the control logic.

The following module definition gives a template interface for your ALU:

```
module alu(DATA1, DATA2, RESULT, SELECT)
```

**Make sure you use the same signal and register names as the ones used in this sheet.**

The Table below shows the four functions (operations) that your 8-bit ALU should be able to perform.

**Table 1: ALU Functions**

| SELECT | Function | Description                                                 | Supported Instructions | Unit's Delay |
|--------|----------|-------------------------------------------------------------|------------------------|--------------|
| 000    | FORWARD  | (forward DATA2 into RESULT)<br>DATA2 → RESULT               | loadi, mov             | #1           |
| 001    | ADD      | (add DATA1 and DATA2)<br>DATA1 + DATA2 → RESULT             | add, sub               | #2           |
| 010    | AND      | (bitwise AND on DATA1 with DATA2)<br>DATA1 & DATA2 → RESULT | and                    | #1           |
| 011    | OR       | (bitwise OR on DATA1 with DATA2)<br>DATA1   DATA2 → RESULT  | or                     | #1           |
| 1XX    | Reserved | Reserved for future functional units                        | -                      | -            |

These functional units must be implemented **as separate modules**, and instantiated inside the *alu* module. FORWARD unit should simply send an operand value from DATA2 to its output. This unit will be used by the `loadi` and `mov` instructions to place the respective source operand in the specified destination register. ADD, AND and OR functional units will use the values in DATA1 and DATA2, perform the corresponding operation, and send the result to its output. The *alu* module should use a MUX to pick one of the functional units' outputs and send it to RESULT based on the SELECT value. To simulate the ALU latencies realistically, include the given artificial delays in each functional unit (note that the delays are for individual functional units, not the MUX that will choose the RESULT).

1. Design and implement the *alu* module using Verilog. Include **a lot of comments**. Make sure you properly deal with any unused bit combinations of the SELECT port. (Hint: using a *case* structure will make this job easy)
2. Write a testbench and simulate your *alu* module. Test with different combinations of OPERAND1, OPERAND2 and ALUOP signal values.
3. Submit a compressed file ***groupXX\_lab5\_part1.zip*** containing your Verilog file with the *alu* module and any other Verilog files with any sub modules of your design.

**Note that any form of plagiarism will result in zero marks for the entire lab.**

## Part 2 - Register File


[25 marks]

Next you should implement a simple  $8 \times 8$  register file. The purpose of the register file is to store output values generated by the ALU, and to supply the ALU's inputs with operands.

Your register file should be able to store **eight** 8-bit values (register0 - register7). It should contain one 8-bit data input port (IN) and two 8-bit data output ports (OUT1 and OUT2). To specify which register you are reading or writing with a given port, you must include three address ports (INADDRESS, OUT1ADDRESS, OUT2ADDRESS).

You must also include a control input port WRITE to accommodate the WRITEENABLE control signal. Since the register file is a sequential unit, you will need CLOCK and RESET signals for synchronization.

A block diagram of the register file is shown in Figure 2 below.



**Figure 2: Interfaces of the Register File**

The following module definition gives a template interface for your register file:

```
module reg_file(IN,OUT1,OUT2,INADDRESS,OUT1ADDRESS,OUT2ADDRESS, WRITE, CLK, RESET)
```

The port `IN` represents the data input, with `INADDRESS` providing the register number to store that data in. The ports `OUT1` and `OUT2` are parallel data outputs, where `OUT1ADDRESS` and `OUT2ADDRESS` respectively provide the register numbers where data should be retrieved from.

Registers identified by `OUT1ADDRESS` and `OUT2ADDRESS` should be read asynchronously and the values should be loaded onto `OUT1` and `OUT2` respectively.

Writing to the register file must be done synchronously. When `WRITEENABLE` signal at the `WRITE` port is set high, rising edge of `CLOCK` should make the data present on the `IN` port to be written to the input register specified by the `INADDRESS`.

Register file reset should happen synchronously at the positive edge of the clock if the `RESET` signal is high. All registers should be cleared (written zero) in a reset event.

To simulate the register file read and write latencies realistically, include artificial delays of two time units (#2) for register reading and one time unit (#1) for writing operations including reset.

You need to **pay careful attention to the timings**. Test your design thoroughly using several inputs until you make sure the desired behaviors is achieved. Use GTKWave (or any other similar tool that you prefer) to help you visualize the timings.

1. Implement the behavioral model for the Register File. Represent your registers as an array of words and use a structured procedure to update register contents and register file outputs. Include **a lot of comments**.
2. Implement a testbench for your Register File, and thoroughly test your design.
3. Submit a compressed file ***groupXX\_lab5\_part2.zip*** containing your Verilog file with the `reg_file` module and any other Verilog files with any sub modules of your design, and a screenshot of a timing diagram clearly showing the reading and writing of registers.

**Note that any form of plagiarism will result in zero marks for the entire lab.**

## Part 3 –Integration & Control

[25 marks]

Now you should compose a working CPU using your ALU and Register File, supporting the instructions `add`, `sub`, `and`, `or`, `mov`, and `loadi`. To do this, you will need to implement the control logic in a top-level module (you may call this module as *cpu*). Your CPU needs an instruction fetching mechanism and a **Program Counter** (PC) register which points to the next instruction. You may choose to have a *control\_unit* module and instantiate it within your top-level *cpu* module, or you may choose to implement all control logic in your *cpu* top-level module itself.

The following module definition gives a template interface for your CPU:

```
module cpu(PC, INSTRUCTION, CLK, RESET)
```

Since we do not have an instruction memory module yet to hold instructions, you should keep the instructions as an array of hardcoded instruction words (array size = 1024 bytes, i.e. 256 instructions) in the testbench file which you use to test your *cpu*. Your *cpu*'s instruction fetching mechanism should read the hardcoded instructions asynchronously from the testbench, based on the address provided by PC.

You need combinational control logic to **decode** a fetched instruction, extract the OP-CODE, source/destination registers and immediate values. Based on the OP-CODE (bits 31-26), all control signals should be generated and sent to the Register File, ALU and other components appropriately. Bits 25-0 need to be directly sent to appropriate places where they may be used, without needing to wait.


For arithmetic instructions (`add` and `sub`), assume that the operands are **signed integers** with negative values presented in Two's Complement format. You will need to perform the Two's Complement operation on the second operand before supplying it to the ALU, in order to support both `add` and `sub` instructions using the same adder functional unit. You will need to use MUXs to achieve the desired control.

Pay careful attention to how you coordinate the timings of instruction fetching, decoding, register reading, execution and register writing. To realistically simulate the latencies of instruction fetching, decoding and execution, you should include the following artificial timing delays in your CPU:

- PC Update (write to PC register) = One time unit (#1)
- Instruction Memory Read = Two time units (#2)
- Instruction Decode (generating control signals) = One time unit (#1)
- Two's complement operation = One time unit (#1)

In order to automatically increment the PC value by 4, you will need to include a dedicated adder. We will assume that this adder has a latency of one time unit (#1), which will work in parallel to instruction memory reading.

Use GTKWave (or any other similar tool that you prefer) to help you visualize the timings.



**Figure 3: Overview of CPU**

An overall block diagram for this simple CPU is provided in Figure 3. All components except the instruction memory should be housed within your top-level *cpu* module.

You must thoroughly test your *cpu* using several different software programs (instruction sequences). For this, you need to prepare programs as machine code and hardcode them inside your testbench file, one program at a time. Since it is easier to write textual assembly programs (rather than writing machine code), you may use the provided *CO224Assembler* tool to convert textual assembly into machine code. Note that you must add your `OP-CODE` value definitions to the *CO224Assembler.c* file before using it to generate the assembler tool. A shell script is provided to you, which can convert assembled machine code into a memory image which you can easily copy onto your testbench.

The diagram given in Figure 4 shows the worst-case timing of your single-cycle CPU for the `add`, `sub`, `and`, `or`, `mov`, and `loadi` instructions. One clock cycle spans for eight (8) time units duration, rising edge to rising edge. Every instruction should complete within one clock cycle, and any data to be written to the register file should be ready by the rising edge at the end of the clock cycle. Writing to registers and PC should be synchronized to rising edges of the clock, while reading of registers should happen asynchronously. The given timing delays should be artificially added to the corresponding operations in order to realistically simulate the latencies observable in a synthesized datapath. For the sake of simplicity, we will be assuming that our multiplexers and wires have negligible delays.

`add`:

|                |                         |  |               |     |
|----------------|-------------------------|--|---------------|-----|
|                |                         |  |               |     |
| PC Update      | Instruction Memory Read |  | Register Read | ALU |
| #1             | #2                      |  | #2            | #2  |
|                | PC+4 Adder              |  | Decode        |     |
|                | #1                      |  | #1            |     |
| Register Write |                         |  |               |     |
| #1             |                         |  |               |     |

`sub`:

|                |                         |  |               |          |
|----------------|-------------------------|--|---------------|----------|
|                |                         |  |               |          |
| PC Update      | Instruction Memory Read |  | Register Read | 2's Comp |
| #1             | #2                      |  | #2            | #1       |
|                | PC+4 Adder              |  | Decode        |          |
|                | #1                      |  | #1            |          |
| Register Write |                         |  |               |          |
| #1             |                         |  |               |          |

`and/or/mov`:

|                |                         |  |               |     |
|----------------|-------------------------|--|---------------|-----|
|                |                         |  |               |     |
| PC Update      | Instruction Memory Read |  | Register Read | ALU |
| #1             | #2                      |  | #2            | #1  |
|                | PC+4 Adder              |  | Decode        |     |
|                | #1                      |  | #1            |     |
| Register Write |                         |  |               |     |
| #1             |                         |  |               |     |

`loadi`:

|                |                         |  |        |  |
|----------------|-------------------------|--|--------|--|
|                |                         |  |        |  |
| PC Update      | Instruction Memory Read |  | ALU    |  |
| #1             | #2                      |  | #1     |  |
|                | PC+4 Adder              |  | Decode |  |
|                | #1                      |  | #1     |  |
| Register Write |                         |  |        |  |
| #1             |                         |  |        |  |

**Figure 4: Timing Details for the Datapath**



You must also implement the reset functionality of the CPU, so that the program can be restarted by setting the `RESET` signal high for a short period of time. If the `RESET` signal is high when writing to PC at a positive clock edge, write zero to PC instead of the next PC value in order to restart the program. So the CPU will read the instruction memory at address zero. In addition to this, your register file content should also be reset at the same time.

**Note that data memory reading and writing is not implemented in Lab 5.** You will be adding those functionalities in Lab 6.

1. Build the top-level *cpu* module to integrate the ALU and Register File using appropriate control logic. Include **a lot of comments**.
2. Write a testbench and thoroughly test your completed design. Hardcode your software program (instruction sequence) within the testbench file.
3. Submit a compressed file ***groupXX\_lab5\_part3.zip*** containing your Verilog files with the top-level *cpu module*, *alu* and *reg\_file* modules and any other Verilog files with any sub modules of your design, testbench, and screenshots of timing diagrams clearly showing the synchronized operation of the datapath and control signals for the given six instructions.

**Note that any form of plagiarism will result in zero marks for the entire lab.**

## Part 4–Flow Control Instructions

[25 marks]

Now that you have a working CPU which supports `add`, `sub`, `and`, `or`, `mov`, and `loadi` instructions, it's time to add microarchitectural support for the flow control instructions `j` and `beq`. For this, you will need to modify your top-level *cpu* and *alu* modules.

The *alu* needs an additional output port (`ZERO`) to indicate whether the result of a subtract operation is zero or not, in order to implement the `beq` instruction.

The *cpu* needs a new adder which can be used to compute the branch/jump target address based on the next PC value and the offset provided by the branch/jump instruction. We will assume that the new adder has a latency of two time units (`#2`), which will work in parallel to the ALU. The control functionality within the top-level *cpu* module needs to be modified to:

- manipulate the Program Counter using the immediate jump/branch target offsets provided in `j` and `beq` instructions (you will need to use adders and multiplexers);
- and generate the additional control signals required.

The timing diagrams for `j` and `beq` instructions are shown in Figure 5 below.

`j`:

|           |                         |  |                          |  |
|-----------|-------------------------|--|--------------------------|--|
|           |                         |  |                          |  |
| PC Update | Instruction Memory Read |  | Decode                   |  |
| #1        | #2                      |  | #1                       |  |
|           | PC+4 Adder              |  | Branch/Jump Target Adder |  |
|           | #1                      |  | #2                       |  |

`beq`:

|           |                         |  |                          |          |
|-----------|-------------------------|--|--------------------------|----------|
|           |                         |  |                          |          |
| PC Update | Instruction Memory Read |  | Register Read            | 2's Comp |
| #1        | #2                      |  | #2                       | #1       |
|           | PC+4 Adder              |  | Branch/Jump Target Adder |          |
|           | #1                      |  | #2                       |          |
|           |                         |  | Decode                   |          |
|           |                         |  | #1                       |          |

**Figure 5: Timing Details for the Datapath**

Before you go and modify your code, first **draw a complete block diagram** of the datapath and control by extending Figure 3 with the added components. Make sure to keep copies of your original files before modifying.

1. Modify the top-level *cpu* module and *alu* module to support the *j* and *beq* instructions. Include **a lot of comments**.
2. Write a testbench and thoroughly test your upgraded design. Hardcode your software program (instruction sequence) within the testbench file.
3. Submit a compressed file ***groupXX\_lab5\_part4.zip*** containing your Verilog files with the upgraded top-level *cpu module*, *alu* and *reg\_file* modules and any other Verilog files with any sub modules of your design, testbench, complete block diagram, and screenshots of timing diagrams clearly showing the synchronized operation of the datapath and control signals for the two new instructions.

Make sure you **add a lot of comments** when coding.

**Note that any form of plagiarism will result in zero marks for the entire lab.**

## Part 5–Extended ISA

[20 marks]

There's a part 5?!? Well, only if you are up for the challenge, extend your processor to support two or more of the following instructions for maximum of **bonus 20 marks**:

`mult 4 1 2` (multiply value in register 1 by value in register 2, and place the result in register 4)  
`sll 4 1 0x02` (apply logical shift left 2 times on value in register 1, and place the result in register 4)  
`srl 4 1 0x02` (apply logical shift right 2 times on value in register 1, and place the result in register 4)  
`sra 4 1 0x02` (apply arithmetic shift right 2 times on value in register 1, and place the result in register 4)  
`ror 4 1 0x02` (apply rotate right 2 times on value in register 1, and place the result in register 4)  
`bne 0x02 1 2` (if values in registers 1 and 2 are not equal, branch 2 instructions forward)

Note that you should use the same 3-bit `ALUOP` signal as in the previous part. Since you can only have 8 functional units inside the ALU with the 3-bit `ALUOP` control signal, you need to find a way for the new instructions to share functional units (*hint: can `sll` and `srl` share a single functional unit?*). You are discouraged to use additional control signals, unless absolutely necessary.

You must make reasonable assumptions for the latencies of any added hardware, and make sure that the new instructions can still complete within one clock cycle (8 time units).

As this is a bonus exercise, you must implement any new functional unit modules without using simple operations (e.g. using operator `<<` for left shifting will not be acceptable).

You must provide a clear description of the instruction encodings, assigned opcodes, timing, and changes made to the datapath+control as a separate report. Two instructions correctly implemented with proper documentation will earn you 4 bonus marks. Thereafter, you can earn 4 more marks per additional instruction with proper documentation. Submit a compressed file ***groupXX\_lab5\_part5.zip*** containing all files of your design along with a testbench and your report.

Have fun coding. May the force be with you!