

GATE

Dec 2023

1. The minimum number of two-input NAND gates required to implement the following Boolean expression is

$$Y = \left[A\bar{B}(C + BD) + \bar{A}\bar{B} \right] C$$