CODE: Ether to RS485

```
// Using SPI bus
// Hardware description:
// ENC28J60 Ethernet controller
// ~CS connects inverted version of RB9 (pin 18)
// MOSI connects to RP7/SD01 (output fn 7) (pin 16)
// SCL connectes to RP6/SCLK1OUT (output fn 8) (pin 15)
// MISO connects to to RB8 (pin 17)
//-----
// Device includes and assembler directives
//-----
#include <p33FJ128MC802.h>
#define FCY 4000000UL
                                       // instruction cycle rate
#include <libpic30.h>
                                       // __delay32
#include <stdio.h>
#include<string.h>
//#include "enc28j60.h"
#define BAUD 19200 129
                                      // brg for low-speed, 40 MHz clock
#define BAUD 91000 26
#define BAUD 250000 9
char* msq;
unsigned char datapacket[685];
unsigned char rx buffer[3078];
int rx buffer index[6];
int ii = 0;
int k = 0;
int uart2 index;
unsigned char uart2 rcv[4];
int universe no = 0;
// ENC28J60 Ethernet functions for 33FH128MC802
// Buffer is configured as follows
// Receive buffer starts at 0x0000 (bottom 6666 bytes of 8K space)
// Transmit buffer at 01A0A (top 1526 bytes of 8K space)
// -----
// Defines
// -----
// Pins
#define PIN ETHER CS LATBbits.LATB9
#define bool unsigned char
#define ETHER UNICAST
                       0x80
#define ETHER BROADCAST
                        0x01
#define ETHER_MULTICAST 0x02
#define ETHER_HASHTABLE 0x04
#define ETHER_MAGICPACKET 0x08
#define ETHER PATTERNMATCH 0x10
#define ETHER_HALFDUPLEX 0x00
#define ETHER_FULLDUPLEX 0x40
// Ether registers
#define ERDPTL
                   0x00
```

```
#define ERDPTH
                    0x01
#define EWRPTL
                    0x02
#define EWRPTH
                    0x03
#define ETXSTL
                    0x04
#define ETXSTH
                    0 \times 05
#define ETXNDL
                    0x06
#define ETXNDH
                    0x07
#define ERXSTL
#define ERXSTH
                    0x08
                    0x09
#define ERXNDL
#define ERXNDH
                    0x0A
                    0x0B
#define ERXRDPTL 0x0C
#define ERXRDPTH 0x0D
#define ERXWRPTL 0x0E
#define ERXWRPTH 0x0F
#define RXERIF 0x01
#define TXERIF 0x02
#define TXIF 0x08
#define PKTIF 0x40
#define ESTAT 0x1D
#define CLKRDY 0x01
#define TXABORT 0x02
                    0x1E
#define ECON2
#define PKTDEC 0x40
#define ECON1 0x1F
#define RXEN 0x04
#define TXRTS 0x08
#define ERXFCON
                    0x38
                0x39
#define EPKTCNT
#define MACON1 0x40
#define MARXEN 0x01
#define RXPAUS 0x04
#define TXPAUS 0x08
#define MACON2
                    0x41
#define MARST 0x80
#define MACON3
                    0x42
#define FULDPX 0x01
#define FRMLNEN 0x02
#define TXCRCEN 0x10
#define PAD60 0x20
#define MACON4
                    0x43
#define MABBIPG
                    0x44
#define MAIPGL
                    0x46
#define MAIPGH
                     0x47
#define MACLCON1 0x48
#define MACLCON2 0x49
#define MAMXFLL 0x4A
#define MAMXFLH 0x52
#define MIIRD 0x01
#define MIREGADR 0x54
#define MIWRL
                0x56
#define MIWRH
                0x57
                0x58
#define MIRDL
#define MIRDH
                0x59
                0x60
#define MAADR1
                0x61
0x62
#define MAADR0
#define MAADR3
                0x63
#define MAADR2
              0x64
0x65
#define MAADR5
#define MAADR4
```

```
#define MISTAT
#define MIBUSY 0x01
#define ECOCON 0x75
// Ether phy registers
#define PHCON1 0x00
#define PDPXMD 0x0100
#define PHCON2 0x10
#define HDLDIS 0x0100
#define PHLCON 0x14
// -----
// Globals
// -----
static unsigned char nxt pckt l = 0x00;
static unsigned char nxt_pckt_h = 0x00;
unsigned char sequence id = 1;
unsigned long sum;
unsigned char mac_addr[6] = \{1, 2, 3, 4, 5, 6\};
unsigned char ipv4 addr[4];
int process flag;
int rs_485goer=0;
// Macros
#define LOBYTE(x) ((x) & 0xFF)
#define HIBYTE(x) (((x) >> 8) & 0xFF)
// -----
// Structures
// C30 compiler is little endian
// Network byte order is big endian
// Must unsigned charerpret unsigned ints in reverse order
struct enc28j60_frame // 4-bytes
 unsigned int size;
 unsigned int status;
 unsigned char data;
} *enc28j60;
struct ether frame // 14-bytes
 unsigned char dest add[6];
 unsigned char source add[6];
 unsigned int frame type;
 unsigned char data;
} *ether;
struct ip // minimum 20 bytes
 unsigned char rev size;
 unsigned char type_of_service;
 unsigned int length;
 unsigned int id;
 unsigned int flags and ofs;
 unsigned char ttl;
 unsigned char protocol;
 unsigned int header checksum;
```

```
unsigned char source ip[4];
  unsigned char dest ip[4];
} *ip;
struct icmp
  unsigned char type;
  unsigned char code;
  unsigned int check;
  unsigned int id;
  unsigned int seg no;
  unsigned char data;
} *icmp;
struct arp
  unsigned int hard type;
  unsigned int prot type;
  unsigned char hard size;
  unsigned char prot size;
  unsigned int op;
  unsigned char source add[6];
  unsigned char source_ip[4];
  unsigned char dest add[6];
  unsigned char dest ip[4];
} *arp;
struct udp // 8 bytes
  unsigned int source port;
 unsigned int dest_port;
 unsigned int length;
 unsigned int check;
  unsigned char data;
} *udp;
struct acn
unsigned char preamble[2];
unsigned char postamble[2];
unsigned char acn_packet_identifier[12];
unsigned char rlp_fl[2];
unsigned char rlp vector[4];
unsigned char rlp CID[16];
unsigned char flp fl[2];
unsigned char flp vector[4];
unsigned char flp priority;
unsigned char flp reserved[2];
unsigned char flp_sequence_number;
unsigned char flp_options;
unsigned char flp_universe[2];
unsigned char dmp fl[2];
unsigned char dmp vector;
unsigned char dmp address and data;
unsigned char dmp first property address[2];
unsigned char dmp address increment[2];
unsigned char dmp_property_value_count[2];
unsigned char dmp_property_values[514];
} *acn;
```

```
Functions
void spi write (unsigned char data)
  SPI1BUF = data;
unsigned char spi read()
  while (!SPI1STATbits.SPIRBF);
 return SPI1BUF;
void ether cs on()
 PIN ETHER CS = 0;
  __delay32(100);
void ether_cs_off()
    delay32(100);
  PIN ETHER CS = 1;
void ether write reg(unsigned char reg, unsigned char data)
  ether cs on();
  spi write (0x40 \mid (reg \& 0x1F));
  spi read();
 spi write(data);
  spi read();
  ether cs off();
unsigned char ether read reg(unsigned char reg)
  unsigned char data;
  ether_cs_on();
  spi write (0x00 \mid (reg \& 0x1F));
  spi read();
  spi write(0);
  data = spi read();
  ether cs off();
  return data;
}
void ether set reg(unsigned char reg, unsigned char mask)
  ether cs on();
  spi write (0x80 \mid (reg \& 0x1F));
  spi read();
  spi write(mask);
  spi read();
  ether_cs_off();
void ether clear reg(unsigned char reg, unsigned char mask)
  ether cs on();
  spi write(0xA0 | (reg & 0x1F));
```

```
spi read();
  spi_write(mask);
  spi_read();
  ether cs off();
}
void ether set bank(unsigned char reg)
  ether_clear_reg(ECON1, 0x03);
  ether_set_reg(ECON1, reg >> 5);
void ether write phy(unsigned char reg, unsigned int data)
  ether set bank (MIREGADR);
  ether write reg(MIREGADR, reg);
  ether write reg(MIWRL, data & 0xFF);
  ether write reg(MIWRH, (data >> 8) & 0xFF);
unsigned int ether read phy(unsigned char reg)
  unsigned int data, data2;
  ether set bank (MIREGADR);
  ether write reg(MIREGADR, reg);
  ether write reg(MICMD, ether read reg(MICMD) | MIIRD);
   delay us(1024);
  while ((ether read reg(MISTAT) | MIBUSY) != 0);
  ether write reg(MICMD, ether read reg(MICMD) & ~MIIRD);
  data = ether read reg(MIRDL);
  data2 = ether_read_reg(MIRDH);
  data |= (data2 << 8);
  return data;
void ether write mem start()
  ether cs on();
  spi write(0x7A);
  spi_read();
}
void ether write mem(unsigned char data)
  spi write(data);
  spi read();
void ether write mem stop()
{
  ether_cs_off();
void ether read mem start()
  ether cs on();
 spi write(0x3A);
  spi_read();
unsigned char ether read mem()
  spi write(0);
```

```
return spi read();
void ether read mem stop()
 ether cs off();
void ether spi select()
  // disable spi
 SPI1STATbits.SPIEN = 0;
 // 28j60 expects low idle on clk
  // data in to 28j60 clocked on rising edge
  // data out of 28j60 clocked on falling edge
  // all transistions on falling edge (from active to inactive)
  // smp=bit9 sample on middle of data out (0) or end of data out (1)
 // ckp=bit6 clock idle low (0) or high (1)
  // cke=bit8 MOSI updated on idle-to-active (0) or active-to-idle (1)
  // enable spi clock and data out
  // 8-bit mode, master mode
  // 16:1 primary, 1:1 secondary prescale
  // clk idle high, change dout on idle to active edge
  // SPI1CON1 = 0x007D;
  // 16:1 primary prescale, 1:1 secondary prescale
 SPI1CON1bits.PPRE = 2;
 SPI1CON1bits.SPRE = 6;
  // 8 bit
 SPI1CON1bits.MODE16 = 0;
  // sample on rising edge since 28j60 updates on falling edge
 SPI1CON1bits.SMP = 0;
  // idle state of clock is low
 SPI1CON1bits.CKP = 0;
  // data out updates on active-to-idle edge (falling) since 28j60 samples on rising edge
 SPI1CON1bits.CKE = 1;
  // master mode
 SPI1CON1bits.MSTEN = 1;
  // frame and enhanced buffer disabled
 SPI1CON2 = 0;
  // enable spi, continue spi on idle, clr overflow
 SPI1STATbits.SPIROV = 0;
 SPI1STATbits.SPISIDL = 0;
 SPI1STATbits.SPIEN = 1;
}
// Initializes ethernet device
// Uses order suggested in Chapter 6 of datasheet except 6.4 OST which is first here
void ether init(unsigned char mode)
  // configure spi for 28j60 mode
 ether spi select();
  // make sure that oscillator start-up timer has expired
 while ((ether read reg(ESTAT) & CLKRDY) == 0) {}
  // disable transmission and reception of packets
  ether clear reg(ECON1, RXEN);
  ether clear reg(ECON1, TXRTS);
  // initialize receive buffer space
```

```
ether set bank (ERXSTL);
ether_write_reg(ERXSTL, LOBYTE(0x0000));
ether write reg(ERXSTH, HIBYTE(0x0000));
ether write reg(ERXNDL, LOBYTE(0x1A09));
ether write reg(ERXNDH, HIBYTE(0x1A09));
// initialize receiver write and read ptrs
// at startup, will write from 0 to 1A08 only and will not overwrite rd ptr
ether write reg(ERXWRPTL, LOBYTE(0x0000));
ether write reg(ERXWRPTH, HIBYTE(0x0000));
ether write reg(ERXRDPTL, LOBYTE(0x1A09));
ether write reg(ERXRDPTH, HIBYTE(0x1A09));
ether write reg(ERDPTL, LOBYTE(0x0000));
ether write reg(ERDPTH, HIBYTE(0x0000));
// setup receive filter
// always check CRC, use OR mode
ether set bank (ERXFCON);
ether write reg(ERXFCON, (mode | 0x20) & 0xBF);
// bring mac out of reset
ether set bank (MACON2);
ether write reg(MACON2, 0);
// enable mac rx, enable pause control for full duplex
ether write reg(MACON1, TXPAUS | RXPAUS | MARXEN);
// enable padding to 60 bytes (no runt packets)
// add crc to tx packets, set full or half duplex
if ((mode & ETHER FULLDUPLEX) != 0)
  ether write reg(MACON3, FULDPX | FRMLNEN | TXCRCEN | PAD60);
else
  ether write reg(MACON3, FRMLNEN | TXCRCEN | PAD60);
// leave MACON4 as reset
// set maximum rx packet size
ether write reg(MAMXFLL, LOBYTE(1518));
ether write reg(MAMXFLH, HIBYTE(1518));
// set back-to-back unsigned charer-packet gap to 9.6us
if ((mode & ETHER FULLDUPLEX) != 0)
  ether write reg(MABBIPG, 0x15);
  ether write reg(MABBIPG, 0x12);
// set non-back-to-back unsigned charer-packet gap registers
ether write reg(MAIPGL, 0x12);
ether write reg(MAIPGH, 0x0C);
// leave collision window MACLCON2 as reset
// setup mac address
ether set bank (MAADRO);
ether write reg(MAADR5, mac addr[0]);
ether write reg(MAADR4, mac addr[1]);
ether write reg(MAADR3, mac addr[2]);
ether write reg(MAADR2, mac addr[3]);
ether write reg(MAADR1, mac addr[4]);
ether write reg(MAADRO, mac addr[5]);
// initialize phy duplex
if ((mode & ETHER FULLDUPLEX) != 0)
  ether write phy(PHCON1, PDPXMD);
```

```
else
    ether write phy(PHCON1, 0);
  // disable phy loopback if in half-duplex mode
  ether write phy(PHCON2, HDLDIS);
  // set LEDA (link status) and LEDB (tx/rx activity)
  // stretch LED on to 40ms (default)
  ether write phy(PHLCON, 0x0472);
 // enable reception
 ether set reg(ECON1, RXEN);
// Returns TRUE if packet received
unsigned char ether kbhit()
 return ((ether read reg(EIR) & PKTIF) != 0);
// Returns up to max size characters in data buffer
// Returns number of bytes copied to buffer
// Contents written are 16-bit size, 16-bit status, payload excl crc
unsigned int ether get packet(unsigned char data[], unsigned int max size)
 unsigned int i = 0, size, tmp;
  // enable read from FIFO buffers
  ether read mem start();
  // get next pckt information
 nxt pckt l = ether read mem();
 nxt pckt h = ether_read_mem();
  // calc size
  // don't return crc, instead return size + status, so size is correct
  size = ether read mem();
  data[i++] = size;
  tmp = ether read mem();
  data[i++] = tmp;
  size \mid = (tmp << 8);
  // copy status + data
  if (size > max size)
   size = max size;
 while (i < size)
   data[i++] = ether read mem();
  // end read from FIFO buffers
  ether read mem stop();
  // advance read ptr
  ether set bank (ERXRDPTL);
  ether write reg(ERXRDPTL, nxt pckt 1); // hw ptr
  ether write reg(ERXRDPTH, nxt pckt h);
  ether write reg(ERDPTL, nxt pckt 1); // dma rd ptr
  ether_write_reg(ERDPTH, nxt_pckt_h);
  // decrement packet counter so that PKTIF is maunsigned charained correctly
   ether set reg(ECON2, PKTDEC);
  return size;
```

```
// Returns TRUE is rx buffer overflowed after correcting the problem
unsigned char ether is overflow()
 unsigned char err;
  err = (ether read reg(EIE) & RXERIF) != 0;
  if (err)
   ether clear reg(EIE, RXERIF);
  return err;
// Writes a packet
bool ether put packet(void *data, unsigned int size)
  unsigned int i;
  // clear out any tx errors
  if ((ether read reg(EIR) & TXERIF) != 0)
    ether clear reg(EIR, TXERIF);
    ether set reg(ECON1, TXRTS);
    ether_clear_reg(ECON1, TXRTS);
  // set DMA start address
  ether set bank(EWRPTL);
  ether write reg(EWRPTL, LOBYTE(0x1A0A));
  ether_write_reg(EWRPTH, HIBYTE(0x1A0A));
  // start FIFO buffer write
  ether write mem start();
  // write control byte
  ether write mem(0);
  // write data
  for (i = 0; i < size; i++)
    ether write mem(*(unsigned char*) data);
    data++;
  // stop write
  ether write mem stop();
  // request transmit
  ether write reg(ETXSTL, LOBYTE(0x1A0A));
  ether write reg(ETXSTH, HIBYTE(0x1A0A));
  ether write reg(ETXNDL, LOBYTE(0x1A0A+size));
  ether_write_reg(ETXNDH, HIBYTE(0x1A0A+size));
  ether_clear_reg(EIR, TXIF);
  ether set reg(ECON1, TXRTS);
  // wait for completion
  while ((ether read reg(ECON1) & TXRTS) != 0);
  // determine success
 return ((ether read reg(ESTAT) & TXABORT) == 0);
// Calculate sum of words
// Must use ether crc to complete 1's compliment addition
void word sum(void *data, unsigned int size in bytes)
```

```
unsigned int i;
 unsigned char phase = 0;
 unsigned int data temp;
 for (i = 0; i < size in bytes; i++)
    if (phase)
      data temp = *(unsigned char*)data;
      sum += data temp << 8;</pre>
      sum += *(unsigned char*)data;
    phase = 1 - phase;
    data++;
  }
}
// Completes 1's compliment addition by folding carries back unsigned charo field
unsigned int ether crc()
 unsigned int result;
 // this is based on rfc1071
 while ((sum >> 16) > 0)
   sum = (sum \& 0xFFFF) + (sum >> 16);
 result = sum & 0xFFFF;
 return ~result;
// Converts from host to network order and vice versa
unsigned int htons (unsigned int value)
 return ((value & 0xFF00) >> 8) + ((value & 0x00FF) << 8);
#define ntohs htons
// Determines whether packet is IP datagram
unsigned char ether_is_ip(unsigned char data[])
{
 unsigned char ok;
 enc28j60 = (void*)data;
 ether = (void*) &enc28j60->data;
 ip = (void*)&ether->data;
 ok = (ether->frame type == 0x0008);
 if (ok)
    sum = 0;
    word sum(&ip->rev size, (ip->rev size & 0xF) * 4);
    ok = (ether crc() == 0);
  }
  return ok;
}
unsigned char ether is MAC(unsigned char data[])
 unsigned char ok;
 int i;
 enc28j60 = (void*)data;
  ether = (void*)&enc28j60->data;
  for (i = 0; i < 6; i++)
    if(ether->dest add[i] != mac addr[i])
```

```
return 0;
  return 1;
}
// Determines whether packet is unicast to this ip
// Must be an IP packet
bool ether is ip unicast(unsigned char data[])
  unsigned char i = 0;
  bool ok = 1;//TRUE;
  enc28j60 = (void*)data;
  ether = (void*) &enc28j60->data;
  ip = (void*)&ether->data;
  while (ok && (i < 4))
    ok = (ip->dest ip[i] == ipv4 addr[i]);
    i++;
  return ok;
}
// Determines whether packet is ping request
// Must be an IP packet
unsigned char ether_is ping req(unsigned char data[])
  enc28j60 = (void*)data;
  ether = (void*) &enc28j60->data;
  ip = (void*)&ether->data;
  icmp = (void*)ip + ((ip->rev size & 0xF) * 4);
  return (ip->protocol == 0x01 && icmp->type == 8);
}
// Sends a ping response given the request data
void ether send ping resp(unsigned char data[])
  unsigned char i, tmp;
  unsigned int icmp size;
  enc28j60 = (void*)data;
  ether = (void*)&enc28j60->data;
  ip = (void*)&ether->data;
  icmp = (void*)ip + ((ip->rev size & 0xF) * 4);
  // swap source and destination fields
  for (i = 0; i < 6; i++)
    tmp = ether->dest add[i];
    ether->dest add[i] = ether->source add[i];
    ether->source add[i] = tmp;
  }
  for (i = 0; i < 4; i++)
    tmp = ip->dest ip[i];
    ip->dest ip[i] = ip ->source ip[i];
    ip->source_ip[i] = tmp;
  // this is a response
  icmp->type = 0;
  // calc icmp checksum
  sum = 0;
  word sum(&icmp->type, 2);
```

```
icmp size = ntohs(ip->length);
  icmp_size -= 24; // sub ip header and icmp code, type, and check
  word sum(&icmp->id, icmp size);
  icmp->check = ether crc();
  // send packet
  ether put packet(ether, 14 + ntohs(ip->length));
}
// Determines whether packet is ARP
#define ARP INVALID 0
#define ARP REQUEST 1
#define ARP RESPONSE 2
unsigned char ether is arp(unsigned char data[])
  unsigned char ok;
  unsigned char i = 0;
  enc28j60 = (void*)data;
  ether = (void*)&enc28j60->data;
  arp = (void*)&ether->data;
  ok = (ether->frame type == 0x0608);
  while (ok && (i < 4))
    ok = (arp->dest_ip[i] == ipv4_addr[i]);
  }
  return ok;
}
// Sends an ARP response given the request data
void ether send arp resp(unsigned char data[])
  unsigned char i, tmp;
  enc28j60 = (void*)data;
  ether = (void*) &enc28j60->data;
  arp = (void*)&ether->data;
  // set op to response
  arp - > op = 0x0200;
  // swap source and destination fields
  for (i = 0; i < 6; i++)
    arp->dest_add[i] = arp->source_add[i];
    ether->dest add[i] = ether->source add[i];
    ether->source add[i] = arp->source add[i] = mac addr[i];
  for (i = 0; i < 4; i++)
    tmp = arp->dest ip[i];
    arp->dest ip[i] = arp->source ip[i];
    arp->source ip[i] = tmp;
  // send packet
  ether put packet (ether, 42);
// Sends an ARP request
void ether send arp req(unsigned char data[], unsigned char ip[])
  unsigned char i;
  ether = (void*)data;
  arp = (void*)&ether->data;
  // fill ethernet frame
  for (i = 0; i < 6; i++)
  {
```

```
ether->dest add[i] = 0xFF;
     ether->source_add[i] = mac_addr[i];
  ether->frame type = 0x0608;
  // fill arp frame
  arp->hard type = 0x0100;
  arp->prot type = 0x0008;
  arp->hard size = 6;
  arp->prot size = 4;
  arp - > op = 0x0100;
  for (i = 0; i < 6; i++)
    arp->source add[i] = mac addr[i];
    arp->dest add[i] = 0xFF;
  for (i = 0; i < 4; i++)
    arp->source ip[i] = ipv4 addr[i];
    arp->dest ip[i] = ip[i];
  // send packet
  ether_put_packet(data, 42);
// Determines whether packet is UDP datagram
// Must be an IP packet
unsigned char ether is udp(unsigned char data[])
  unsigned char ok;
  unsigned int tmp int;
  enc28j60 = (void*)data;
  ether = (void*) &enc28j60->data;
  ip = (void*)&ether->data;
  udp = (void*)ip + ((ip->rev size & 0xF) * 4);
  ok = (ip->protocol == 0x11);
  if (ok)
  {
    // 32-bit sum over pseudo-header
    sum = 0;
    word_sum(ip->source_ip, 8);
    tmp_int = ip->protocol;
    sum += (tmp int & 0xff) << 8;
    word sum(&udp->length, 2);
    // add udp header and data
    word sum(udp, ntohs(udp->length));
    ok = (ether crc() == 0);
  }
  return ok;
// Gets pounsigned charer to UDP payload of frame
unsigned char* ether get udp data(unsigned char data[])
{
  enc28j60 = (void*)data;
  ether = (void*)&enc28j60->data;
  ip = (void*)&ether->data;
  udp = (void*)ip + ((ip->rev_size \& 0xF) * 4);
  return &udp->data;
}
void ether calc ip checksum()
  // 32-bit sum over ip header
```

```
sum = 0;
 word sum(&ip->rev size, 10);
 word sum(ip->source ip, ((ip->rev size & 0xF) * 4) - 12);
 ip->header checksum = ether crc();
// Send responses to a udp datagram
// destination port, ip, and hardware address are extracted from provided data
// uses destination port of received packet as destination of this packet
void ether send udp resp(unsigned char data[], unsigned char* udp data, unsigned char
udp size)
{
 unsigned char *copy data;
 unsigned char i, tmp;
 unsigned int tmp int;
 enc28j60 = (void*)data;
 ether = (void*) &enc28j60->data;
 ip = (void*)&ether->data;
 udp = (void*) &ether->data + ((ip->rev size & 0xF) * 4);
  // swap source and destination fields
  for (i = 0; i < 6; i++)
    tmp = ether->dest add[i];
    ether->dest add[i] = ether->source add[i];
    ether->source add[i] = tmp;
  for (i = 0; i < 4; i++)
   tmp = ip->dest_ip[i];
    ip->dest ip[i] = ip->source ip[i];
    ip->source ip[i] = tmp;
  // set source port of resp will be dest port of req
  // dest port of resp will be left at source port of req
  // unusual nomenclature, but this allows a different tx
  // and rx port on other machine
 udp->source port = udp->dest port;
  // adjust lengths
  ip->length = htons(((ip->rev size & 0xF) * 4) + 8 + udp size);
  // 32-bit sum over ip header
  sum = 0;
  word sum(&ip->rev size, 10);
 word sum(ip->source ip, ((ip->rev size & 0xF) * 4) - 12);
  ip->header checksum = ether crc();
 udp->length = htons(8 + udp size);
  // copy data
  copy data = &udp->data;
  for (i = 0; i < udp_size; i++)
    copy data[i] = udp data[i];
  // 32-bit sum over pseudo-header
  sum = 0;
  word sum(ip->source_ip, 8);
  tmp int = ip->protocol;
  sum += (tmp int & 0xff) << 8;</pre>
 word sum(&udp->length, 2);
  // add udp header except crc
 word sum(udp, 6);
 word sum(&udp->data, udp size);
 udp->check = ether crc();
  // send packet with size = ether + udp hdr + ip header + udp size
  ether put packet(ether, 22 + ((ip->rev size & 0xF) * 4) + udp size);
```

```
unsigned int ether get id()
     return htons (sequence id);
}
void ether inc id()
     sequence id++;
// Determines if the IP address is valid
bool ether is valid ip()
     return ipv4 addr[0] || ipv4 addr[1] || ipv4 addr[2] || ipv4 addr[3];
}
// Sets IP address
void ether set ip address (unsigned char a, unsigned char b,
     unsigned char c, unsigned char d)
     ipv4_addr[0] = a;
     ipv4_addr[1] = b;
     ipv4 addr[2] = c;
     ipv4 addr[3] = d;
}
unsigned char process data(unsigned char data[])
     int i;
     unsigned char ok;
     unsigned int tmp int;
     unsigned char temp[12] = \{0x41, 0x53, 0x43, 0x2d, 0x45, 0x31, 0x2e, 0x31, 0x37, 0x00, 0x45, 0x
0x00, 0x00;
     unsigned char rlp temp vector[4] = \{0x00, 0x00, 0x00, 0x04\};
     unsigned char flp temp vector[4] = \{0x00, 0x00, 0x00, 0x02\};
     enc28j60 = (void*)data;
     ether = (void*)&enc28j60->data;
     ip = (void*)&ether->data;
     udp = (void*)ip + ((ip->rev size & 0xF) * 4);
     acn = (void*)&udp->data;
     ok = (acn-preamble[0] == 0x00);
     ok = (acn-preamble[1] == 0x10);
     if(ok){
     ok = (acn->postamble[0] == 0x00);
     ok = (acn->postamble[1] == 0x00);
     if(ok)
           for(i=0;i<12;i++){
                if(acn->acn packet identifier[i] != temp[i])
                           return \overline{0};
     if(ok)
           for(i=0;i<4;i++){
                if(acn->rlp vector[i] != rlp temp vector[i])
```

```
return 0;
   }
 ok = ((acn -> rlp fl[1]) == 0x72);
 if(ok)
   for(i=0;i<4;i++){
     if(acn->flp vector[i] != flp temp vector[i])
        return 0;
 }
 if(ok)
 ok = ((acn -> flp fl[1]) == 0x72);
 if(ok)
 ok = (acn->dmp vector == 0x02);
 if(ok)
 ok = ((acn -> dmp fl[0]) == 0x72);
 if(ok)
 ok = (acn -> dmp address and data == 0xa1);
 if(ok){
 ok = (acn -> dmp first property address[0] == 0x00);
 ok = (acn -> dmp first property address[1] == 0x00);}
 ok = (acn -> dmp address increment[0] == 0x01);
ok = (acn -> dmp address increment[1] == 0x00);
 return 1;
unsigned char clear_flag;
unsigned char is universe no()
  unsigned char ok = 1;
if(datapacket[159] == LOBYTE(universe no) && datapacket[160] == HIBYTE(universe no))
uart2_puts("\n\rACN packet, unmatched universes!");
return !ok;
//-----
// Subroutines
// Initialize Hardware
void init hw()
 LATAbits.LATA3 = 1;
                                         // write 1 to shutdown latch
```

```
LATBbits.LATB9 = 0;
  TRISAbits.TRISA3 = 0;
  TRISAbits.TRISA4 = 0;
  TRISBbits.TRISB5 = 0;
                                             // make A0 pin an output
  TRISBbits.TRISB9 = 0;
                                             // make CS pin an output
  RPOR3bits.RP6R = 8;
                                             // assign SCLK1OUT to RP6
                                             // assign SDO1 to RP7
  RPOR2 = 7;
  RPINR20bits.SDI1R = 8;
                                             // assign SDI1 to RP8
  PLLFBDbits.PLLDIV =38;
                                             // pll feedback divider = 40;
  CLKDIVbits.PLLPRE = 0;
                                             // pll pre divider = 2
  CLKDIVbits.PLLPOST = 0;
                                             // pll post divider = 2
  TRISBbits.TRISB10 = 0;
  TRISBbits.TRISB13 = 0;
  //TRISBbits.TRISB11 = 0;
  RPOR6bits.RP12R = 3;
  RPOR5bits.RP10R = 5;
  TRISBbits.TRISB7 = 1;
                                             // INTO digital input
  RPINR19bits.U2RXR = 11;
  INTCON2bits.INTOEP = 1; // INTO Polarity on neg edge
  IFSObits.INTOIF = 0;  // Clear flag
                         // Enable INTO
  IECObits.INTOIE = 1;
}
int h;
int store[638];
int j;
int flag = 0;
int rx count = 0;
int tx count = 0;
//unsigned char tx buffer[1026];
void attribute ((interrupt, no auto psv)) INT0Interrupt (void)
{
IFSObits.INTOIF = 0;
                     // Clear flag
IECObits.INTOIE = 0;
                       // Enable INTO
//ether_set_bank(EPKTCNT);
//clear_flag = ether_read_reg(EPKTCNT);
//ether_write_reg(EPKTCNT,clear flag - 1);
ether clear reg(ESTAT, 0x80);
ether clear reg(EIE, 0x80);
ether clear reg(EIE, 0x40);
ether get packet(datapacket, 684);
if (ether is ip(datapacket)){
      if(ether is MAC(datapacket)){
            if (ether_is_udp(datapacket)){
                            if(process data(datapacket) ){
                              if(is universe no()){
                                    rx buffer index[k++] = ii;
                                    rx count++;
                                    for(j=0;j<513;j++){
                                                 rx buffer[j+ii] = datapacket[171+j];
                                                 //tx_buffer[j+ii] = datapacket[171+j];
                                    ii = j + ii;
                                    if(rx count == 2){
                                          send rs485(rx buffer index[tx count]);
                                          tx count++;
                                                 rx count = 0;
```

```
if(tx count == 6)
                                                  tx count = 0;
                                      }
                                            if(k == 6) {
                                                  k=0;
                                            ii = 0;
                                      }
                                      }
                         }
                  }
      clear flag++;
      IFSObits.INTOIF = 0;
                              // Clear flag
      IECObits.INTOIE = 1;
                              // Enable INTO
      //ether set bank(EPKTCNT);
      //clear_flag = ether_read_reg(EPKTCNT);
      //ether_write_reg(EPKTCNT,clear_flag - 1);
      ether_clear_reg(ESTAT,0x80);
      ether_set_reg(EIE,0x80);
      ether set reg(EIE, 0x40);
}
void uart1 init(unsigned int baud rate)
 U1BRG = baud rate;
 U1MODE = 0x8001;
 U1STA = 0x0400;
void uart2 init(unsigned int baud rate)
  U2BRG = baud rate;
  U2MODE = 0x8\overline{0}00;
 U2STA = 0x0400;
 IEC1bits.U2RXIE = 1;
 IFS1bits.U2RXIF = 0;
void uart1 putc(char dmx char)
    // make sure buffer is empty
    while (U1STAbits.UTXBF);
    // write character
    U1TXREG = dmx char;
}
void uart2_putc(char str)
    // make sure buffer is empty
    while(U2STAbits.UTXBF);
    // write character
    U2TXREG = str;
```

```
}
void uart2 puts(char str[])
  int i;
  for (i = 0; i < strlen(str); i++)
    // make sure buffer is empty
    while (U2STAbits.UTXBF);
    // write character
    U2TXREG = str[i];
  }
}
void uart1 puts(char str[])
  int i;
  for (i = 0; i < strlen(str); i++)
    // make sure buffer is empty
    while (U1STAbits.UTXBF);
    // write character
    U1TXREG = str[i];
  }
}
char uart2 getc()
  // clear out any overflow error condition
  if (U2STAbits.OERR == 1)
    U2STAbits.OERR = 0;
  // wait until character is ready
  while (!U2STAbits.URXDA);
  return U2RXREG;
}
void __attribute__((interrupt, no_auto_psv)) _U2RXInterrupt (void)
    //int temp;
    IFS1bits.U2RXIF=0;
    IEC1bits.U2RXIE = 0;
    uart2 rcv[uart2 index++]=U2RXREG;
    if (uart2 index==4 && uart2 rcv[3]==13)
      uart2 index=0;
      uart2 puts("\n\rTwo digits have been entered, enter new universe number if wish to
change");
        universe no = atoi(uart2 rcv);
    }
    IFS1bits.U2RXIF = 0;
    IEC1bits.U2RXIE = 1;
void send rs485(int tx index)
  int i;
  rs 485goer++;
  LATBbits.LATB13 = 1;
```

```
uart1_init(BAUD_91000);
 uart1_putc(0x00);
 while(!U1STAbits.TRMT);
 uart1 init(BAUD 250000);
 uart1 putc(0x00);
 while(!U1STAbits.TRMT);
 for(i = tx index;i<tx index +513;i++) {</pre>
     uart1 putc(rx buffer[i]);
     while(!U1STAbits.TRMT);
 }
 LATBbits.LATB13 = 0;
//-----
// Main
//-----
int main (void)
 int tx_packet_no = 0;
 int j;
 char *ptr;
 //unsigned char data[128];
 init hw();
 LATBbits.LATB5 = 1;
  delay32(10000);
 LATBbits.LATB5 = 0;
 uart2 init(BAUD 19200);
 \__{delay32(4000000);}
  delay32(10);
 //TRISBbits.TRISB8 = 1;
 LATBbits.LATB9 = 1;
 __delay32(10);
 ether_spi_select();
   delay32(4000000);
 //ether set bank();
 ether clear reg(ESTAT, 0x80);
 ether set reg(EIE, 0x80);
 ether set reg(EIE, 0x40);
                     // Clear flag
 IFSObits.INTOIF = 0;
 IECObits.INTOIE = 1;
 uart2 puts("Ready !");
 uart2 puts("\n\rEnter the two digits of the universe number and press the return
key:");
 uart2 puts(&uart2 rcv);
 // init ethernet interface
 ether init(ETHER UNICAST | ETHER BROADCAST | ETHER HALFDUPLEX);
 ether_set_ip_address(192,168,1,2);
 // flash phy leds
 ether write phy(PHLCON, 0x0880);
  delay32(16000000);
 ether write phy(PHLCON, 0x0990);
 delay ms(250);
```

```
while(1);
return 0;
}
```