


ADMUX Register →




① Initialize ADMUX

$$\text{ADMUX} = (1 \ll \text{REFS0})$$

ADCSRA Register →

ADCSRA Register




Initialize ADCSRA

ADCSRA = (1 << ADEN) | (1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0);


ADCL and ADCH Registers

ADC needs 10 bits to represent the value, but we only have 8 bits registers, thus we need two registers.

When $ADLAR = 0$




When $ADLAR = 1$



SFIO Register

This register only works when ADATC = 1.



Determine the trigger source for ADC conversion.

- 000 → Free running mode.
- 001 → Analog comparator
- 010 → External Interrupt Request 0
- 011 → Timer/Counter 0 compare match
- 100 → " overflow
- 101 → Timer/Counter Compare match B
- 110 → Timer/Counter 1 overflow
- 111 → " Capture Event