- 8051 Hardware Overview Page 1 of 5


8051 Hardware Overview

• 3 basic versions of the MCS-51:


	ROM	RAM	I/O lines	Counter/Timers	Interrupt
8051	4K bytes	128 bytes	32	2 – 16 bit	5 (2 ext)
8031	none				"
8751	same as 8051 but with EPROM				"
8052	8K bytes	256 bytes		3 – 16 bit	6 (2 ext)
8032					"
8752					"

- a duplex serial port
- bit-level Boolean processor

8051 Block diagram



8051 Pinout



- 8051 Hardware Overview Page 2 of 5

WR' – Write strobe to write external data memory.

RD' – Read strobe to read external data memory.

EA' – External address strobe for the 4K bytes of program memory.

EA' = 0 for external 4K ROM.

EA' = 1 for internal ROM.


ALE – Address latch enable for latching the address signals on P0.

ALE = 1 for latching address signals on P0.

ALE = 0 for latching data signals on P0.

PSEN' – Program store enable for reading external program memory.

Memory map



Number of address lines	Number of bytes addressed in decimal (hex)
1	2
2	4
3	8
4	16 (10)
5	32 (20)
6	64 (40)
7	128 (80)
8	256 (100)

Number of	Number of
address lines	bytes addressed
	in decimal (hex)
9	512 (200)
10	1024=1K (400)
11	2048=2K (800)
12	4096=4K (1000)
13	8192=8K (2000)
14	16384=16K (4000)
15	32768=32K (8000)
16	65536=64K (10000)

Interrupt vector addresses in program memory

Timer 2 interrupt \rightarrow	002B
Serial port interrupt \rightarrow	0023
Timer 1 interrupt \rightarrow	001B
External interrupt $1 \rightarrow$	0013
Timer 0 interrupt \rightarrow	000B
External interrupt $0 \rightarrow$	0003
$Reset \rightarrow$	0000

- 8051 Hardware Overview Page 3 of 5

The first 256 bytes of internal data memory

F8									
F0	В								
E8									
E0	ACC								FR
D8									(S)
D0	PSW								ters
C8	T2CON		RCAP2L	RCAP2H	TL2	TH2			Special function registers (SFR) (128 bytes)
C0									nction regis
B8	IP								tion 28
B0	P3								(1)
A8	ΙE								1 fr
A0	P2								cia
98	SCON	SBUF							Spe
90	P1								
88	TCON	TMOD	TL0	TL1	TH0	TH1			
80	P0	SP	DPL	DPH				PCON	
78 70									
70									
68									ırea
60									nd a
58									Scratch pad area (80 bytes)
50 48									stch 80
48 40))
38									
30									
28	Con bo	addrassad as	16 bytes o	r 128 individ	dual bita Ry	to addrassa	s ara 2011 to) OF Bit	
20	Call De	addressed as		addresses ar			8 ale 2011 ii) 21°. DII	
18	Reg 0	Reg 1	Reg 2	Reg 3	Reg 4	Reg 5	Reg 6	Reg 7	Bank 3
10	Reg 0	Reg 1	Reg 2	Reg 3	Reg 4	Reg 5	Reg 6	Reg 7	Bank 2
8	Reg 0	Reg 1	Reg 2	Reg 3	Reg 4	Reg 5	Reg 6	Reg 7	Bank 1
0	Reg 0	Reg 1	Reg 2	Reg 3	Reg 4	Reg 5	Reg 6	Reg 7	Bank 0

ACC - Accumulator

B – B register for multiply and divide.

PSW – program status word

PSW.7 – Carry flag (CY)

PSW.6 – Auxiliary carry flag (AC)

PSW.5 – User define

PSW.4 & 3 – Register bank select (RS1, RS0): 00=Bank 0; 01=Bank 1; 10=Bank 2; 11=Bank 3

PSW.2 – Overflow flag (OV)

PSW.1 – User define

PSW.0 - Parity flag (P)

SP — Stack pointer. Initialized to 07H. SP is incremented before data is pushed on the stack.

DPTR – Data pointer (DPH, DPL). To store a 16-bit address for certain instructions.

P0, P1, P2, P3 – Port latches matching the 4 I/O ports.

SBUF – Serial data buffer. Read and write registers for the serial port.

SCON – Serial port control.

TMOD - Timer mode.


TCON - Timer control.

T2CON - 8052 timer 2 control.

- 8051 Hardware Overview Page 4 of 5

```
PCON - Power control. Use in the 80C51 only.
ΙE
         - Interrupt enable. 1=enable; 0=disable.
             IE.7 – all interrupts (EA).
             IE.6 – not used.
             IE.5 – timer 2 (ET2). (8052 only).
                                                                                        interrupt address at 002B.
                                                                 source IE0.
             IE.4 – serial port (ES).
                                                                 source TF0.
                                                                                        interrupt address at 0023.
             IE.3 – timer 1 (ET1).
                                                                                        interrupt address at 001B.
                                                                 source IE1.
                                                                                        interrupt address at 0013.
             IE.2 – external interrupt 1(EX1).
                                                                 source TF1.
             IE.1 – timer 0 (ET0).
                                                                 source R1 & T1.
                                                                                        interrupt address at 000B.
             IE.0 – external interrupt 0 (EX0).
                                                                 source TF2 & EXF2. interrupt address at 0003.
ΙP
         - Interrupt priority. 1=high priority; 0=low priority.
             IP.7 – not used.
             IP.6 – not used.
             IP.5 – timer 2 (PT2). (8052 only).
             IP.4 – serial port (PS).
             IP.3 – timer 1 (PT1).
             IP.2 – external interrupt 1 (PX1).
             IP.1 – timer 0 (PT0).
             IP.0 – external interrupt 0 (PX0).
RCAP2L - 8052 only.
```


External program memory using a 2732 4K EPROM



^{*} These pins are not available as I/O when any part of Port 2 is being used as an address bus.

- 8051 Hardware Overview Page 5 of 5

External RAM and I/O



Address	Decimal	Hex
Lines		
1	2	2
2	4	4
3	8	8
4	16	10
5	32	20
6	64	40
7	128	80
8	256	100

Address	Decimal	Hex		
Lines				
9	512	200		
10	(1K) 1024	400		
11	(2K) 2048	800		
12	(4K) 4096	1000		
13	(8K) 8192	2000		
14	(16K) 16384	4000		
15	(32K) 32768	8000		
16	(64K) 65536	10000		

A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0