

Document No.: DS-AVT6203A

Version: V1.1

AVT6203A EPD Controller Hardware Manual



Document No.: DS-AVT6203A

Version: V1.1

1 Revision History

Version	Comments	Date
V1.0	Initial	Jul.11, 2011
V1.1	Add the REG[164] For RGB Format Select	Jul.29, 2011

Document No.: DS-AVT6203A

Version: V1.1

2 Index

1	Revision History					
2	Index		3			
3	Introdu	ction	10			
	3.1	Summary	10			
	3.2	AVT6203A Reference System	10			
4	Functio	n List	10			
	4.1	16-Bits CPU Interface (INTEL80)	10			
	4.2	Source driver and Gate driver Interface	10			
	4.3	SDRAM Integration	11			
	4.4	Power Control Interface	11			
	4.5	Temperature Sensor Interface	11			
	4.6	SPI FLASH Interface	11			
	4.7	Clock	11			
	4.8	Display Function	11			
5	Functio	n Description	12			
6	System	Pins	13			
	6.1	System Diagram	13			
	6.2	Pin Description	14			
	6.2.1	Top View	14			
	6.2.2	System Clock Interface	15			
	6.2.3	Host Interface	15			
	6.2.4	SPI Flash Interface	15			
	6.2.5	I2C Interface	15			
	6.2.6	Source Driver Interface	16			
	6.2.7	Gate Driver Interface	16			
	6.2.8	Power Control Interface	16			
	6.2.9	Power Interface	16			
	6.2.10	GPIO Interface	17			
			3 / 95			

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.

Document No.: DS-AVT6203A

Version: V1.1

	6.2.11	Others Pins	17
7	Power S	upply	18
	7.1	Recommend Power Condition	18
8	Interfac	e Timing	19
	8.1	Reset Timing	19
	8.2	Host Interface Timing	19
	8.2.1	16-bit Host Write Timing (Intel 80)	19
	8.2.2	16-bit Host Read Timing (Intel 80)	20
	8.3	Panel Interface	21
	8.3.1	Setting Diagram	21
	8.3.2	Frame Rate Calculation	22
	8.4	Power Pin Interface	22
9	Clock		23
	9.1	Clock description	23
	9.2	Power Manager	24
	9.2.1	Power Mode Description	24
	9.2.2	Power Mode Convert Diagram	24
	9.2.3	Power Mode Convert:	25
10) Comma	nd List	27
	10.1	Commands Description	28
	10.1.1	INIT_CMD_SET	28
	10.1.2	INIT_PLL_STBY	28
	10.1.3	RUN_SYS	28
	10.1.4	STBY	29
	10.1.5	SLP	29
	10.1.6	INIT_SYS_RUN	29
	10.1.7	INIT_SYS_STBY	29
	10.1.8	INIT_SDRAM	29
	10.1.9	INIT_DSPE_CFG	30
	10.1.10	INIT_DSPE_TMG	30

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.

Document No.: DS-AVT6203A

Version: V1.1

	10.1.11	INIT_ROTMODE	30
	10.1.12	RD_REG	30
	10.1.13	WR_REG	30
	10.1.14	RD_SFW	31
	10.1.15	WR_SFW	31
	10.1.16	END_SFW	31
	10.1.17	BST_RD_SDR	31
	10.1.18	BST_WR_SDR	31
	10.1.19	BST_END_SDR	32
	10.1.20	LD_IMG	32
	10.1.21	LD_IMG_AREA	32
	10.1.22	LD_IMG_END	32
	10.1.23	LD_IMG_WAIT	32
	10.1.24	LD_IMG_SETADR	33
	10.1.25	LD_IMG_DSPEADR	33
	10.1.26	WAIT_DSPE_TRG	33
	10.1.27	WAIT_DSPE_FREND	33
	10.1.28	WAIT_DSPE_LUTFREE	33
	10.1.29	WAIT_DSPE_MLUTFREE	34
	10.1.30	RD_WFM_INFO	34
	10.1.31	UPD_INIT	34
	10.1.32	UPD_FULL	34
	10.1.33	UPD_FULL_AREA	35
	10.1.34	UPD_PART	35
	10.1.35	UPD_PART_AREA	35
	10.1.36	UPD_GDRV_CLR	35
	10.1.37	UPD_SET_IMGADR	35
	10.1.38	DITHER_SET_ADR	36
	10.1.39	DITHER_AREA	36
11	Register		37

5 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.

Document No.: DS-AVT6203A

Version: V1.1

11.1	Register Lis	t	37
11.2	Register De	escription	38
11.2.1	System Cor	nfiguration Register	38
	11.2.1.1	[0000h]Revision Code Register	38
	11.2.1.2	[0002h]Product Code Register	38
	11.2.1.3	[0006h]Power Save Mode Register	38
	11.2.1.4	[0008h] Software Reset Register	39
	11.2.1.5	[000Ah]System Statue Register	39
11.2.2	Clock confi	guration Register	40
	11.2.2.1	[0010h] PLL Configuration Registers 0	40
	11.2.2.2	[0012h] PLL Configuration 1	40
	11.2.2.3	[0014h] PLL Configuration 2	41
	11.2.2.4	[0016h] Clock Configuration Register	41
	11.2.2.5	[0018h] Pixel Clock Configuration Register	41
	11.2.2.6	[001Ah] I2C Thermal Sensor Clock Configuration	42
11.2.3	Memory Lo	oad Configuration Register	42
	11.2.3.1	[0020h] Memory Load Configuration Register	42
11.2.4	Driver Stre	ngth Configuration Register	43
	11.2.4.1	[0030h] Interface Driver Strength Configuration Register	43
11.2.5	SDRAM Co	nfiguration Register	44
	11.2.5.1	[0100h] SDRAM Configuration Register	44
	11.2.5.2	[0102h] SDRAM Initial Register	45
	11.2.5.3	[0104h] SDRAM State Trigger Register	45
	11.2.5.4	[0106h] SDRAM Refresh Clock Configuration Register	46
	11.2.5.5	[0108h] SDRAM Read Data Delay Select Register	46
	11.2.5.6	[010Ah] SDRAM Extended Mode Configuration Register	47
	11.2.5.7	[010Ch] SDRAM Controller Software Reset Register	48
11.2.6	HOST Mem	nory Configuration Register	48
	11.2.6.1	[0140h] Host Memory Access Configuration and Status Register	48
	11.2.6.2	[0142h] Host Memory Access Triggers Register	49
	11.2.6.3	[0144h] Host Raw Memory Access Address Register 0	50
	11.2.6.4	[0146H] Host Raw Memory Access Address Register 1	50
	11.2.6.5	[0148h] Host Raw Memory Access Count Register 0	
	11.2.6.6	[014Ah] Host Raw Memory Access Count Register 1	50
	11.2.6.7	[014Ch] Packed Pixel Rectangular X-Start Register	51
	11.2.6.8	[014Eh] Packed Pixel Rectangular Y-Start Register	
	11.2.6.9	[0150h] Packed Pixel Rectangular Width Register	
	11.2.6.10	[0152h] Packed Pixel Rectangular Height Register	
	11.2.6.11	[0154h] Host Memory Access Port Register	
	11.2.6.12	[0158h] Host Raw Memory FIFO Level Register	53

6 / 93

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.

Document No.: DS-AVT6203A

Version: V1.1

	11.2.6.13	[0164h] RGB Format Register	53
	11.2.6.14	[01A0h] Overlap Arithmetic Configuration Register	53
11.2.7	SPI Flash Co	onfiguration Register	54
	11.2.7.1	[0200h] SPI Flash Read Data	54
	11.2.7.2	[0202h] SPI Flash Data Output Enable	54
	11.2.7.3	[0204h] SPI Flash Chip Select Control Register	54
	11.2.7.4	[0206h] SPI Flash Chip Select Control Register	55
	11.2.7.5	[0208h] SPI Flash Chip Select Control Register	56
11.2.8	I2C Configu	ration Register	56
	11.2.8.1	[0210h] I2C Thermal Sensor Configuration Register	56
	11.2.8.2	[0212h] I2C Thermal Sensor Status Register	56
	11.2.8.3	[0214h] I2C Thermal Sensor Read Trigger Register	57
	11.2.8.4	[0216h] I2C Thermal Sensor Temperature Value Register	
	11.2.8.5	[0218h] I2C Transmit Value Register	58
	11.2.8.6	[021Ah] I2C Receive Data Register	
11.2.9	Power Pin C	Configuration Register	59
	11.2.9.1	[0230h] Power Pin Control Register	59
	11.2.9.2	[0232h] Power Pin Configuration Register	59
	11.2.9.3	[0234h] Power0 Pin To Power1 Pin Timing Delay Register	60
	11.2.9.4	[0236h] Power1 Pin To Power2 Pin Timing Delay Register	
	11.2.9.5	[0238h] Power Pin Timing Delay 2-3 Register	
11.2.10	Interru	pt Configuration Register	61
	11.2.10.1	[0240h] Interrupt Raw Status register	61
	11.2.10.2	[0242h] Interrupt Masked Status Register	62
	11.2.10.3	[0244h] Interrupt Control Register	63
11.2.11	GPIO C	Configuration Register	64
	11.2.11.1	[0250h] GPIO Configuration Register	64
	11.2.11.2	[0252h] GPIO Status/Control Register	64
	11.2.11.3	[0254h] GPIO Interrupt Enable Register	65
	11.2.11.4	[0256h] GPIO Interrupt Status Register	
	11.2.11.5	[0258h] GPIO Sleep Mode Output Control Register	66
11.2.12	Comma	and RAM Configuration Register	67
	11.2.12.1	[0290h] Command RAM Controller Configuration Register	67
	11.2.12.2	[0292h] Command RAM Controller Address Register	67
	11.2.12.3	[0294h] Command RAM Controller Access Port Register	68
11.2.13	Display	y Timing Configuration Register	68
	11.2.13.1	[0300h] Frame Data Length Register	68
	11.2.13.2	[0302h] Frame Sync. Length Register	68
	11.2.13.3	[0304h] Frame Begin/End Length Register	68
	11.2.13.4	[0306h] Line Data Length Register	
	11.2.13.5	[0308h] Line Sync. Length Register	
			7 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.

Document No.: DS-AVT6203A

Version: V1.1

	11.2.13.6	[030Ah] Line Begin/End Length Register	
11.2.14	Source	Priver Configuration Register	70
	11.2.14.1	[030Ch] Source Drive Configuration Register	70
	11.2.14.2	[030Eh] Source Drive Configuration Register	71
11.2.15	Displa	y Buffer Configuration Register	72
	11.2.15.1	[0310h] Image Buffer Start Register 0	72
	11.2.15.2	[0312h] Image Buffer Start Register 1	
	11.2.15.3	[0314h] Update Buffer Start Register 0	
	11.2.15.4	[0316h] Update Buffer Start Register 1	
11.2.16	Gener	al Configuration Register	73
	11.2.16.1	[0320h] Temperature Device Select Register	73
	11.2.16.2	[0322h] Temperature Value Register	
	11.2.16.3	[032Ch] General Configuration Register	73
	11.2.16.4	[032Eh] LUT Mask Register	74
11.2.17	Updat	e Buffer Configuration Register	74
	11.2.17.1	[0330h] Update Buffer Configuration Register	74
	11.2.17.2	[0332h] Update Buffer Pixel Set Value Register	
	11.2.17.3	[0334h] Display Engine Control/Trigger Register	75
11.2.18	LUT St	atus Register	76
	11.2.18.1	[0336h] LUT STATUS Register 0	76
	11.2.18.2	[0338h] Display Engine Busy Status Register	77
11.2.19	Interru	upt Register	77
	11.2.19.1	[033Ah] Display Engine Interrupt Raw Status Register	77
	11.2.19.2	[033Ch] Display Engine Interrupt Masked Status Register	79
	11.2.19.3	[033Eh] Display Engine Interrupt Enable Register	81
11.2.20	Displa	y Engine Configuration Register	82
	11.2.20.1	[0340h] Area Update Pixel Rectangular X-Start Register	82
	11.2.20.2	[0342h] Area Update Pixel Rectangular Y-Start Register	82
	11.2.20.3	[0344h] Area Update Pixel Rectangular X-End Position/Horizontal Size	83
	11.2.20.4	[0346h] Area Update Pixel Rectangular Y-End Position/Vertical Size	83
	11.2.20.5	[0348h] Host Pixel Rectangular X-start Position	83
	11.2.20.6	[034Ah] Host Pixel Rectangular Y-start Position	84
	11.2.20.7	[034Ch] Host Pixel Rectangular X-end Position	84
	11.2.20.8	[034Eh] Host Pixel Rectangular Y-End Position	84
11.2.21	SPI Fla	sh Start Address Configuration Register	85
	11.2.21.1	[0350h] Waveform Header Serial Flash Waveform Register 0	85
	11.2.21.2	[0352h] Waveform Header Serial Flash Waveform Register 1	
11.2.22	Advan	ced Display Configuration Register	85
	11.2.22.1	[0370h] Source Driver Advanced Timing Configuration Register	85
	11.2.22.2	[0372h] Gate Driver Advanced Timing Configuration Register	86
			8 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

	11.2.23	AUO Co	onfiguration Registers	86
		11.2.23.1	[0380h] XDIO Pulse Width Configuration Register	86
		11.2.23.2	[0382h] LD Delay Configuration Register	86
		11.2.23.3	[0384h] LD Pulse Width Configuration Register	87
		11.2.23.4	[0386h] YCLK Delay Configuration Register	87
		11.2.23.5	[0388h] YCLK Pulse Width Configuration Register	87
		11.2.23.6	[038Ah] YOE Delay Configuration Register	88
		11.2.23.7	[038Ch] YOE Pulse Width Configuration Register	88
		11.2.23.8	[038Eh] YDIO Delay Configuration Register	88
		11.2.23.9	[0390h] YDIO Pulse Width Configuration Register	89
		11.2.23.10	[0392h] AUO Enable and Polarity Control Register	89
	11.2.24	Ditheri	ng Configuration Registers	90
		11.2.24.1	[0400h] Dithering Configuration Register	90
		11.2.24.2	[0402h] Dithering Status Register	90
		11.2.24.3	[040Ah] Dithering Interrupt Raw Status Register	90
		11.2.24.4	[040Ch] Dithering Interrupt Masked Status Register	91
		11.2.24.5	[040Eh] Dithering Interrupt Enable Register	91
		11.2.24.6	[0410h] Dithering Pixel Rectangular X-Start Register	92
		11.2.24.7	[0412h] Dithering Pixel Rectangular Y-Start Register	92
		11.2.24.8	[0414h] Dithering Pixel Rectangular X-End/Horizontal Size Register	92
		11.2.24.9	[0416h] Dithering Pixel Rectangular Y-End/Vertical Size Register	93
		11.2.24.10	[0420h] Dithering Buffer Start Address Register 0	93
		11.2.24.11	[0422h] Dithering Buffer Start Address Register 1	93
	11.2.25	Instruc	tion Parameter Configuration Register	93
		11.2.25.1	[0800h] Instruction Parameter Write Port Register	93
12	Mechan	ical Data		95



Document No.: DS-AVT6203A


Version: V1.1

3 Introduction

3.1 Summary

AVT6203 EPD controller provides customers a low cost, high efficiency monolithic solution for EPD. The controller can reduce CPU's runtime for displaying and has glueless interface to popular Gate drivers and Source Drivers. It supports 16 regions to update simultaneously and accelerates touch pen, scroll bar and other on-screen user interactive applications. This monolithic solution also provides customized interface for power management unit of the system.

3.2 AVT6203A Reference System



4 Function List

4.1 16-Bits CPU Interface (INTEL80)

- Support 16-Bits I80 interface
- Support register access and SDRAM operation by commands
- Support Packed data and raw data of image transfer

4.2 Source driver and Gate driver Interface

- Glueless interface to AUO, PVI, LG, OED panels
- Configurable timing for source and gate driver

10 / 95



Document No.: DS-AVT6203A

Version: V1.1

4.3 SDRAM Integration

- Integrate 4Mbyte Mobile SDRAM
- Support 128MHz clock

4.4 Power Control Interface

• Five power control pins with timing configuration for on/off control

4.5 Temperature Sensor Interface

• Support temperature senor of I2C interface, like LM75

4.6 SPI FLASH Interface

- Integrate 4Mbit SPI Flash
- SPI Flash contents: Waveform, Instruction code and Boot setting
- Support high speed Mode

4.7 Clock

- Support CLKI and oscillator for clock input
- Configurable clock frequency by on chip PLL

4.8 Display Function


- Support full image and part image update
- Support 15 waveform modes
- Support 16 LUT pipeline update
- Support image rotation



Document No.: DS-AVT6203A

Version: V1.1

5 Function Description




Document No.: DS-AVT6203A

Version: V1.1

6 System Pins

6.1 System Diagram



13 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.




Avatar Semiconductor Inc

Document No.: DS-AVT6203A

Version: V1.1

6.2 Pin Description

6.2.1 Top View



_	1	2	3	4	5	6	7	8	9	10	11	12	13	14
A	PIOVDD	PIOVDD	TI2CD	TI2CC	SPIDI	PWR0	PWR1	SDDO15	SDDO8	GDRL	DRVIOVDD	DRVIOVDD	DRVIOVDD	DRVIOVDD
В	PIOVDD	SPIDO	SPICLK	SPICS1	PWR2	RES	GDOE	SDDO14	SDDO0	GDSP	SDOED	SDCEL5	DRVIOVDD	DRVIOVDD
C	PIOVDD	PWRCOM	PWR3	BDR0	BDR1	SDDO1	SDDO12	SDDO9	SDDO2	SDOE	SDDO3	SDCEL6	DRVIOVDD	DRVIOVDD
D	SPICS0	GPIO3	COREVDD	HIOVDD	RES	SDDO11	SDDO13	SDDO10	COREVDD	COREVDD	COREVDD	SDOEX	SDCEL3	SDCEL0
Е	GPIO2	HIRQ	OSCVSS	HIOVDD	VSS	VSS	VSS	VSS	VSS	VSS	COREVDD	SDCEL4	SDD07	SDSHR
F	GPIO0	OSCI	OSCVDD	PLLVSS	HIOVDD					VSS	SDLE	SDCEL2	TRST	SDCLK
G	GPIO4	HDB14	osco	PLLVDD	HIOVDD		۸۱/۲۵	3203A		VSS	RES	SDDO4	GDCLK	SDDO6
Н	HWEL	RES	HRDY	COREVDD	VSS		AVIC	02U3A		VSS	COREVDD	RES	RES	SDDO5
J	CNF2	HRDL	GPIO1	HDB0	VSS					VSS	COREVDD	VSS	VSS	SDCEL1
K	HD/C	HCSL	HDB15	HDB1	VSS	VSS	VSS	VSS	VSS	VSS	COREVDD	COREVDD	SDRVDD	SDRVDD
L	CLKI	HDB10	GPIO5	HDB4	VSS	SDRVDD	SDRVDD	SDRVDD	SDRVDD	VSS	VSS	VSS	SDRVDD	SDRVDD
M	HDB13	HDB12	RESETL	HDB6	VSS	SDRVDD	SDRVDD	SDRVDD	SDRVDD	VSS	VSS	VSS	VSS	VSS
N	HDB11	HDB3	HDB7	HDB5	VSS	SDRVDD	SDRVDD	SDRVDD	SDRVDD	VSS	VSS	VSS	VSS	VSS
P	HDB8	HDB2	HDB9	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS



Document No.: DS-AVT6203A

Version: V1.1

6.2.2 System Clock Interface

Pin Name	I/O	BALL NAME	Description
CLKI*	I	L1	Clock input pin
OSCI*	I	F2	Crystal input pin
OSCO	О	G3	Crystal output pin
CNF2	I	J1	Input clock select pin
			= 1 , OSC is clock input
			= 0 · CLKI is clock input

^{*}If OSC is clock input, CLKI must be pull high or pull-low.

6.2.3 Host Interface

Pin Name	I/O	BALL NAME	Description	
		K3, G2, M1, M2,		
HDD[15.0]	IO	N1, L2, P3, P1,	Data hus for data/aammand transfer	
HDB[15:0]	10	N3, M4, N4, L4,	Data bus for data/command transfer	
		N2, P2, K4, J4		
HWEL	I	H1	Write enable pin (Low active)	
HRDL	I	J2	Read enable pin (Low active)	
HCSL	I	K2	Chip select pin (Low active)	
HD/C	I	K1	Data/Command select pin	
HRDY	О	Н3	Chip busy pin	
RESETL	I	M3	System reset pin (Low active)	
HIRQ	О	E2	Interrupt pin	

6.2.4 SPI Flash Interface

Pin Name	I/O	BALL NAME	Description
SPICS1	О	B4	SPI FLASH Chip select 1
SPICS0	О	D1	SPI FLASH Chip select 0
SPICLK	О	В3	SPI FLASH Clock input
SPIDO	О	B2	SPI FLASH data output
SPIDI	I	A5	SPI FLASH data input

6.2.5 I2C Interface

Pin Name	I/O	BALL NAME	Description
----------	-----	-----------	-------------

15 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.

^{*}If CLKI is clock input, OSCI must be pull-high or pull-low.



Document No.: DS-AVT6203A

Version: V1.1

TI2CC	IO	A4	I2C clock pin
TI2CD	IO	A3	I2C data pin

6.2.6 Source Driver Interface

Pin Name	I/O	BALL NAME	Description	
SDCLK	О	F14	Source Driver Clock output	
SDLE	О	F11	Source Driver Latch up	
		A8, B8, D7, C7,		
SDDO[15:0]		D6, D8, C8, A9,	Course Driver date output	
3000[13.0]	О	E13, G14, H14, G12,	Source Driver data output.	
		C11, C9, C6, B9		
SDOED	О	B11	Double data rate output	
SDOEX	O	D12	Double data rate output	
SDCEL[6:0]	0	C12, B12, E12,D13,	Source Driver chin celect nine	
SDCEL[0.0]	О	F12, J14, D14	Source Driver chip select pins	
SDSHR	О	E14	Source Driver shift pin	
SDOE	О	C10	Source Driver output enable pin	

6.2.7 Gate Driver Interface

Pin Name	I/O	BALL NAME	Description	
GDCLK	О	G13	Gate Driver clock output	
GDSP	О	B10	Gate Driver start pulse	
GDOE	О	В7	Gate Driver output enable	
GDRL	О	A10	Gate Driver shift control	
BDR[1:0]	О	C5, C4	Display Border pin	

6.2.8 Power Control Interface

Pin Name	I/O	BALL NAME	Description
PWR0	О	A6	Power 0 control
PWR1	О	A7	Power 1 control
PWR2	О	B5	Power 2 control
PWR3	О	C3	Power 3 control
PWRCOM	О	C2	Power COM control

6.2.9 Power Interface

Pin Name	I/O	BALL NAME	Description
----------	-----	-----------	-------------

16/95



Document No.: DS-AVT6203A

Version: V1.1

HIOVDD	P	D4, E4, F5, G5	Host Interface power supply	
PIOVDD	P	A1, A2, B1, C1	SPI,I2C Interface Power supply	
COREVDD	P	D3, H4, D9, D10, D11, E11, H11, J11, K11, K12	CORE power supply	
DRVDD P L6, M6, N6, L7, M7, N7, L8, M8, N8, L9, M9, N9, SDRAM IO power		M7, N7, L8, M8,	SDRAM IO power supply	
DRVIOVDD	P	A11, A12, A13, B13, C13, A14, B14, C14	Panel Interface power supply	
PLLVDD	P	G4	PLL power supply	
PLLVSS	G	F4	PLL ground	
OSCVDD	P	F3	OSC power supply	
OSCVSS	G	E3	OSC ground	
VSS	G	P4, E5, H5, J5, K5, L5, M5, N5, P5, E6, K6, P6, E7, K7, P7, E8, K8, P8, E9, K9, P9, E10, F10, G10, H10, J10, K10, L10, M10, N10, P10, L11, M11, N11, P11, J12, L12, M12, N12, P12, J13, M13, N13, P13, M14, N14, P14	Digital ground	

6.2.10 GPIO Interface

Pin Name	I/O	BALL NAME	Description
GPIO[5:0]	I/O	L3, G1, D2, E1, J3, F1	General IO

6.2.11 Others Pins

Pin Name	I/O	BALL NAME	Description		
RES	I/O	H2, D5, B6, G11,	System reserve and must be floating.		
		H12, F13, H13			

17 / 95



Document No.: DS-AVT6203A

Version: V1.1

7 Power Supply

7.1 Recommend Power Condition

Symbol	Parameter	Condition	Min	Тур	Max	Units
Operating Ten	nperature	-40	25	85	$^{\circ}\!\mathbb{C}$	
COREVDD	Core Supply Voltage	Vss=0V	1.62	1.80	1.98	V
PIOVDD	SPI,I2C Supply Voltage	Vss=0V	2.70	3.30	3.60	V
HIOVDD	Host Supply Voltage	Vss=0V	1.62	1.80	1.98	V
		Vss=0V	2.70	3.30	3.60	V
SDRVDD	SDRAM IO Supply Voltage	Vss=0V	1.62	1.80	1.98	V
DRIOVDD	Panel Supply Voltage	Vss=0V	2.70	3.30	3.60	V
PLLVDD	PLL Supply Voltage	AVss=0V	1.62	1.80	1.98	V
OSCVDD	OSC Supply Voltage	Vss=0V	1.62	1.80	1.98	V




Document No.: DS-AVT6203A

Version: V1.1

8 Interface Timing


8.1 Reset Timing



Symbol	Parameter	Min	Max	Units
t1	CLKI is system clock input	200	_	ns
	OSC is system clock input	4	_	ms

8.2 Host Interface Timing


8.2.1 16-bit Host Write Timing (Intel 80)



Document No.: DS-AVT6203A

Version: V1.1

8.2.2 16-bit Host Read Timing (Intel 80)



Signal	Symbol	Parameter	Min	Max	Unit	Description
	tast	Address setup time (read/write)	0	_	ns	
HD/C	twah	Address hold time (write)	5	_	ns	
	trah	Address hold time (read)	6	_	ns	
	twcs	Chip Select setup time to HWR_L falling edge	1	_	ns	
HCS_L	tres	Chip Select setup time to HRD_L falling edge	1	_	ns	
	tch	Chip Select hold time (read/write)	5	_	ns	
	twl	Pulse low duration	7	_	ns	
	twh	Pulse high duration	7	_	ns	
HWE_L	twc	Write cycle for Registers	5	_	Ts	To - System
		Write cycle for Memory	4	_	Ts	Ts = System Clock Cycle
	tw2r	HWR_L rising edge to HRD_L falling edge	2	_	Ts	, and the second
	tr2w	HRD_L rising edge to HWR_L falling edge	0	_	ns	
HRD_L	tuo	Read cycle for Registers	5	_	Ts	Ts = System
	trc	Read cycle for Memory	4		Ts	Clock Cycle

20 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.




Document No.: DS-AVT6203A

Version: V1.1

	trl	Pulse low duration (for Registers)	4T + 24	_	ns	
	uı	Pulse low duration (for Memory)	3T + 23	_	ns	
	trh	Pulse high duration	4	_	ns	
	tdst	Write data setup time	7	_	ns	
	tdht	Write data hold time	6	_	ns	
	trodh	Read data hold time from HRD_L rising edge	2	9	ns	
HDB[15:0]	trrdz	HRD_L rising edge to HDB[15:0] Hi-Z	2	9	ns	
	. 1	HRD_L falling edge to HDB[15:0] valid for Registers	_	4T + 23	ns	CL 20 F
	trdv	HRD_L falling edge to HDB[15:0] valid for Memory (if trc not met)		3T + 22	ns	CL=30pF
trdd		HRD_L falling edge to HDB[15:0] driven	4	_	ns	CL=30pF
HRDY	trwrdyl	HWE_L rising edge to HRDY falling edge	_	17	ns	CL=30pF
	trdylmem	HRDY low period for memory Write	_	3	Ts	CL=30pF

8.3 Panel Interface

8.3.1 Setting Diagram





Document No.: DS-AVT6203A

Version: V1.1

8.3.2 Frame Rate Calculation

$$PixelClkFrequency = \frac{SystemClkFrequency}{PixelClkDivideSelected(REG18)}$$

$$SourceDriverClkFrequency = \frac{PixelClkFrequency}{PixelPerClockOutputSelect(REG030C[11])}$$


Horizontal Total Pixel = Line Sync Length + Line Begin Length + Line Data Length + Line End Length

$$GateDriveGDCLKF requency = \frac{SourceDriverClkF requency}{HorizontalTotalPixel} MHz$$

Vertical Total Lines = Frame Sync Length + Frame Begin Length + Frame Data Length + Frame End Length

$$FrameRate = \frac{GDCLKFrequency}{VerticalTotalLines}$$

8.4 Power Pin Interface



Symbol	Parameter	Min	Max	Units
tu	Trigger Power up to Power Pin 0 transition	0	1	Source CLK
0-1Timing Delay	Power pin 0 to Power pin 1 Timing Delay	1	REG[0234h]	512 * Source CLK
1-2Timing Delay	Power pin 1 to Power pin 2 Timing Delay	1	REG[0236h]	512 * Source CLK
2-3Timing Delay	Power pin 2 to Power pin 3 Timing Delay	1	REG[0238h]	512 * Source CLK

22 / 95




Document No.: DS-AVT6203A

Version: V1.1

9 Clock

9.1 Clock description





Document No.: DS-AVT6203A


Version: V1.1

9.2 Power Manager

9.2.1 Power Mode Description

Power	Controller State	PLL State	SDRAM	SDRAM Data	Power
Mode	Controller State	FLL State	State	Retained	Consumption
OFF	Unknown	Unknown	Unknown	No	NA
Run	Active All clocks active	Active	Normal Operation	Yes	High
Standby	Power Save Mode All module clocks gated off PLL is running	Active	Self Refresh	Yes	Low
Sleep	Power Save Mode Power Pin cycle off PLL off	Powered-Down	Self Refresh	Yes	Lower
Deep Sleep	Power Save Mode Power Pin cycle off PLL off Clock input Disable	Powered-Down	Self Refresh	Yes	Lowest

9.2.2 Power Mode Convert Diagram



24 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

9.2.3 Power Mode Convert:

Current State	Next State Requirer	nents			
Current State	Off	Run	Standby	Sleep	Deep Sleep
04	NA	1. Power on Reset	Not Possible.	Not Possible.	Not Possible.
Off		2. Run INIT_SYS_RUN			
	1. Host Save	NA	1. Run STBY	1. Run SLP	1. Run SLP
Due	Memory Contents				2. Invert CNF2
Run	2. Run SLP				
	3. Power off				
Standby	1. Run CMD SLP	1. Run RUN_SYS	NA	1. Run CMD	1. Run SLP
Standby	2. Power off			SLP	2. Invert CNF2
Sleep	1. Power off	1. Run RUN_SYS	1. Run CMD STBY	NA	1. Invert CNF2
Doon sloop	1. Power off	1. Invert CNF2	1. Invert CNF2	1. Invert CNF2	NA
Deep sleep		2. Run RUN_SYS	2. Run STBY		



Document No.: DS-AVT6203A

Version: V1.1

Current State	Estimated Transiti	Estimated Transition Time			
	Off	Run	Standby	Sleep	Deep sleep
Off	NA	20ms	NA	NA	NA
Run	NA	NA	1us	1us	1us
Standby	NA	1us	NA	1us	1us
Sleep	NA	1ms	1us	NA	1us
Deep sleep	NA	1ms	1us	1us	NA



Document No.: DS-AVT6203A

Version: V1.1

10 Command List

Code	Command	Parameters				
		1	2	3	4	5
Systen	n commands					
0x00	INIT_CMD_SET	SPI_CFG	SFM [15:0]	SFM [23:16]		
0x01	INIT_PLL_STBY	PLL_CFG0	PLL_CFG1	PLL_CFG2		
0x02	RUN_SYS					
0x04	STBY					
0x05	SLP					
0x06	INIT_SYS_RUN					
0x07	INIT_SYS_STBY					
0x08	INIT_SDRAM	SDRAMCFG0	SDRAMCFG1	SDRAMCFG2	SDRAMCFG3	
0x09	INIT_DSPE_CFG	HSIZE	VSIZE	SDRVCFG	GDRVCFG	LUT index Format CFG
0x0A	INIT_DSPE_TMG	Frame Sync CFG	Frame Begin/End CFG	Line Sync CFG	Line Begin/End CFG	Pixel Clock CFG
0x0B	INIT_ROTMODE	ROTMODE				
Regist	er and Memory Access Comma	ands				
0x10	RD_REG	REGADDR[15:0]	RDATA[15:0]			
0x11	WR_REG	REGADDR[15:0]	WDATA[15:0]			
0x12	RD_SFM					
0x13	WR_SFM	WDATA[15:0]				
0x14	END_SFM					
Burst A	Access Commands					
0x1C	BST_RD_SDR	MA[15:0]	MA[25:16]	BC[15:0]	BC[25:16]	
0x1D	BST_WR_SDR	MA[15:0]	MA[25:16]	BC[15:0]	BC[25:16]	
0x1E	BST_END_SDR					
IMAG	E LOADING COMMANDS					
0x20	LD_IMG	ARG[15:0]				
0x22	LD_IMG_AREA	ARG[15:0]	XSTART[11:0]	YSTART[11:0]	WIDTH[12:0]	HEIGHT[12:0]
0x23	LD_IMG_END					
0x24	LD_IMG_WAIT					
0x25	LD_IMG_SETADR	MA[15:0]	MA[25:16]			
0x26	LD_IMG_DSPEADR					
Polling	g commands					
0x28	WAIT_DSPE_TRG					
0x29	WAIT_DSPE_FREND					
0x2A	WAIT_DSPE_LUTFREE					
0x2B	WAIT_DSPE_MLUTFREE	LUT MASK				

27 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Wavef	orm Update Commands					
0x30	RD_WFM_INFO	MA[15:0]	MA[23:16]			
0x32	UPD_INIT					
0x33	UPD_FULL	ARG[15:0]				
0x34	UPD_FULL_AREA	ARG[15:0]	XSTART[11:0]	YSTART[11:0]	WIDTH[12:0]	HEIGHT[12:0]
0x35	UPD_PART	ARG[15:0]				
0x36	UPD_PART_AREA	ARG[15:0]	XSTART[11:0]	YSTART[11:0]	WIDTH[12:0]	HEIGHT[12:0]
0x37	UPD_GDRV_CLR					
0x38	UPD_SET_IMGADR	ADR[15:0]	ADR[31:16]			
Image	Image Processing Command					
0x3A	DITHER_SET_ADR	ADR[15:0]	ADR[31:16]			
0x3B	DITHER_AREA	ARG[15:0]	XSTART[11:0]	YSTART[11:0]	WIDTH[12:0]	HEIGHT[12:0]

10.1 Commands Description

10.1.1 INIT_CMD_SET

Initial the instruction table and register.

	Code	Command	Parameter 1	Parameter 2	Parameter 3
	0x00	INIT_CMD_SET	SPI_CFG	SFM [15:0]	SFM [23:16]
Register			[0204h]		
Bit			[7:0]	[15:0]	[7:0]

10.1.2 INIT_PLL_STBY

Initial PLL and set the chip to standby mode.

	Code	Command	Parameter 1	Parameter 2	Parameter 3
	0X01	INIT_PLL_STBY	PLL_CFG0	PLL_CFG1	PLL_CFG2
Register			[0010h]	[0012h]	[0014h]
Bit			[5:0]	[15:12]	[7:3]

10.1.3 RUN_SYS

Wake up the chip from standby or sleep mode.

	Code	Command
	0x02	RUN_SYS
Register		
Bit		

28 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

10.1.4 STBY

Set the chip into standby mode from run mode.

	Code	Command
	0x04	STBY
Register		
Bit		

10.1.5 SLP

Set the chip into sleep mode from run mode.

	Code	Command
	0x05	SLP
Register		
Bit		

10.1.6 INIT_SYS_RUN

Initial all registers to known status and set system to run mode.

	Code	Command
	0x06	INIT_SYS_RUN
Register		
Bit		

10.1.7 INIT_SYS_STBY

Initial all registers to known status and set system to standby mode.

	Code	Command
	0x07	INIT_SYS_STBY
Register		
Bit		

10.1.8 INIT_SDRAM

Initial SDRAM to known status.

	Code	Command	Parameter 1	Parameter 2	Parameter 3	Parameter 4
	0x08	INIT_SDRAM	SDRAMCFG0	SDRAMCFG1	SDRAMCFG2	SDRAMCFG3
Register			[0100h]	[0106h]	[0108h]	[010Ah]
Bit			[15:4]	[15:0]	[5:4]	[14:8]
			[2:0]			[2:0]

29 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

10.1.9 INIT_DSPE_CFG

Initial the display engine configuration.

	Code	Command	Parameter 1	Parameter 2	Parameter 3	Parameter 4	Parameter 5
	0x09	INIT_DSPE_CFG	HSIZE	VSIZE	SDRVCFG	GDRVCFG	LUT index
							Format CFG
Register			[0306h]	[0300h]	[030Ch]	[030Eh]	[0330h]
Bit			[12:0]	[12:0]	[15:0]	[15:3]	[15]
						[1:0]	[7:6]
							[2:0]

10.1.10 INIT_DSPE_TMG

Initial the display engine timing.

	Code	Command	Parameter 1	Parameter 2	Parameter 3	Parameter 4	Parameter 5
	0x0A	INIT_DSPE_TMG	Frame Sync	Frame Begin	Line Sync	Line Begin	Pixel Clock
			CFG	/End CFG	CFG	/End CFG	CFG
Register			[0302h]	[0304h]	[0308h]	[030Ah]	[0018h]
Bit			[7:0]	[15:0]	[7:0]	[15:0]	[4:0]

10.1.11 INIT_ROTMODE

Initial the display rotation mode.

	Code	Command	Parameter 1
	0x0B	INIT_ROTMODE	ROTMODE
Register			[032Ch]
Bit			[9:8]

10.1.12 RD_REG

Read the register.

	Code	Command	Parameter 1	Parameter 2
	0x10	RD_REG	REGADDR[15:0]	RDATA[15:0]
Register				
Bit			[15:0]	[15:0]

10.1.13 WR REG

Write the register.

Code Command	Parameter 1	Parameter 2
--------------	-------------	-------------

30 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

	0x11	WR_REG	REGADDR[15:0]	WDATA[15:0]
Register				
Bit			[15:0]	[15:0]

10.1.14 RD_SFW

Set the chip to read the SPI flash.

	Code	Command		
	0x12	RD_SFM		
Register				
Bit				

10.1.15 WR_SFW

Set the chip to write the SPI flash.

Set the thip to write	Several state the service and services.				
	Code	Command	Parameter 1		
	0x13	WR_SFM	WDATA[15:0]		
Register					
Bit			[15:0]		

10.1.16 END_SFW

Stop operation for SPI flash.

	Code	Command
	0x14	END_SFM
Register		
Bit		

10.1.17 BST_RD_SDR

Set the memory control to burst read.

	Code	Command	Parameter 1	Parameter 2	Parameter 3	Parameter 4
	0x1C	BST_RD_SDR	MA[15:0]	MA[25:16]	BC[15:0]	BC[25:16]
Register			[0144h]	[0146h]	[0148h]	[014Ah]
Bit			[15:0]	[7:0]	[15:0]	[9:0]

10.1.18 BST_WR_SDR

Set the memory control to burst write.

Code	Command	Parameter 1	Parameter 2	Parameter 3	Parameter 4

31 / 95



Document No.: DS-AVT6203A

Version: V1.1

	0x1D	BST_WR_SDR	MA[15:0]	MA[25:16]	BC[15:0]	BC[25:16]
Register			[0144h]	[0146h]	[0148h]	[014Ah]
Bit			[15:0]	[7:0]	[15:0]	[9:0]

10.1.19 BST_END_SDR

Stop operation for SDRAM.

otop operation of the second			
	Code	Command	
	0x1E	BST_END_SDR	
Register			
Bit			

10.1.20 LD_IMG

Set full image information for display.

	Code	Command	Parameter 1
	0x20	LD_IMG	ARG[15:0]
Register			[0140h]
Bit			[5:4]

10.1.21 LD_IMG_AREA

Set part image information for display.

Bet part ii	bet part image information for display.						
	Code	Command	Parameter 1	Parameter 2	Parameter 3	Parameter 4	Parameter 5
	0x22	LD_IMG_AREA	ARG[15:0]	XSTART[11:0]	YSTART[11:0]	WIDTH[12:0]	HEIGHT[12:0]
Register			[0140h]	[014Ch]	[014Eh]	[0150h]	[0152h]
Bit			[5:4]	[11:0]	[11:0]	[12:0]	[12:0]

10.1.22 LD_IMG_END

Notification the load image process will be stopped.

Troublement and rough process will be stopped.			
	Code	Command	
	0x23	LD_IMG_END	
Register			
Bit			

10.1.23 LD_IMG_WAIT

Notification the load image process will be stopped and wait the processor is done.

32 / 95



Document No.: DS-AVT6203A

Version: V1.1

	Code	Command		
	0x24	LD_IMG_WAIT		
Register				
Bit				

10.1.24 LD_IMG_SETADR

Set the image address of SDRAM.

	Code	Command	Parameter 1	Parameter 2
	0x25	LD_IMG_SETADR	MA[15:0]	MA[25:16]
Register			[0144h]	[0146h]
Bit			[15:0]	[9:0]

10.1.25 LD_IMG_DSPEADR

Synchronous the load image address and display image address register.

b) nem onous the rough mage deare	System one are noted image address and display image address register.				
	Code	Command			
	0x26	LD_IMG_DSPEADR			
Register					
Bit					

10.1.26 WAIT_DSPE_TRG

Wait display engine data process done

wait display engine data process done.			
	Code	Command	
	0x28	WAIT_DSPE_TRG	
Register			
Bit			

10.1.27 WAIT_DSPE_FREND

Wait display done.

wait display dolle.	wait display dolle.			
	Code	Command		
	0x29	WAIT_DSPE_FREND		
Register				
Bit				

10.1.28 WAIT_DSPE_LUTFREE

Wait a LUT is free.

33 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

	Code	Command			
	0x2A	WAIT_DSPE_LUTFREE			
Register					
Bit					

10.1.29 WAIT_DSPE_MLUTFREE

Wait the customer LUT is free.

	Code	Command	Parameter 1
	0x2B	WAIT_DSPE_MLUTFREE	LUT MASK
Register			[032Eh]
Bit			[15:0]

10.1.30 RD_WFM_INFO

Set waveform start address at SPI flash.

	Code	Command	Parameter 1	Parameter 2
	0x30	RD_WFM_INFO	MA[15:0]	MA[23:16]
Register			[0350h]	[0352h]
Bit			[15:0]	[7:0]

10.1.31 UPD_INIT

Synchronous the SDRAM to customer data.

	Code	Command		
	0X32	UPD_INIT		
Register				
Bit				

10.1.32 UPD_FULL

Display full image by refresh mode.

	Code	Command	Parameter 1
	0x33	UPD_FULL	ARG[15:0]
Register			[0334h]
Bit			[14]
			[11:4]

34 / 95



Document No.: DS-AVT6203A

Version: V1.1

10.1.33 UPD FULL AREA

Display part image by custom setting.

	Code	Command	Parameter 1	Parameter 2	Parameter 3	Parameter 4	Parameter 5
	0x34	UPD_FULL_AREA	ARG[15:0]	XSTART[11:0]	YSTART[11:0]	WIDTH[12:0]	HEIGHT[12:0]
Register			[0334h]	[0340h]	[0342h]	[0344h]	[0346h]
Bit			[14]	[11:0]	[11:0]	[12:0]	[12:0]
			[11:4]				

10.1.34 UPD_PART

Display full image by mode.

zispiny ini minge ey mene.				
	Code	Command	Parameter 1	
	0x35	UPD_PART	ARG[15:0]	
Register			[0334h]	
Bit			[14]	
			[11:4]	

10.1.35 UPD_PART_AREA

Display part image by custom setting.

	Code	Command	Parameter 1	Parameter 2	Parameter 3	Parameter 4	Parameter 5
	0x36	UPD_PART_AREA	ARG[15:0]	XSTART[11:0]	YSTART[11:0]	WIDTH[12:0]	HEIGHT[12:0]
Register			[0334h]	[0340h]	[0342h]	[0344h]	[0346h]
Bit			[14]	[11:0]	[11:0]	[12:0]	[12:0]
			[11:4]				

10.1.36 UPD_GDRV_CLR

Clear gate driver status when the power on.

	Code	Command
	0x37	UPD_GDRV_CLR
Register		
Bit		

10.1.37 UPD_SET_IMGADR

Set display image address of SDRAM.

Code	Command	Parameter 1	Parameter 2
0x38	UPD_SET_IMGADR	ADR[15:0]	ADR[31:16]

35 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Register		[0310h]	[0312h]
Bit		[15:0]	[15:0]

10.1.38 DITHER_SET_ADR

Set Dithering image address of SDRAM.

Code		Command	Parameter 1	Parameter 2
	0x3A	DITHER_SET_ADR	ADR[15:0]	ADR[31:16]
Register			[0420h]	[0422h]
Bit			[15:0]	[15:0]

10.1.39 DITHER_AREA

Set Dithering mode and image area.

	Code	Command	Parameter 1	Parameter 2	Parameter 3	Parameter 4	Parameter 5
	0x3B	DITHER_AREA	ARG[15:0]	XSTART[11:0]	YSTART[11:0]	WIDTH[12:0]	HEIGHT[12:0]
Register			[0400h]	[0410h]	[0412h]	[0414h]	[0416h]
Bit			[2:1]	[11:0]	[11:0]	[12:0]	[12:0]
			[0]				



Document No.: DS-AVT6203A

Version: V1.1

11 Register

11.1 Register List

Address	Description
0000h to 000Ah	System Configuration Register
0010h to 001Ah	Clock Configuration Register
0020h	Memory Load Configuration Register
0030h	Driver Strength Configuration Register
0100h to 010Ch	SDRAM Configuration Register
0140h to 01A0h	HOST Memory Configuration Register
0200h to 0208h	SPI Flash Configuration Register
0210h to 021Ah	I2C Configuration Register
0230h to 0238h	Power Pin Configuration Register
0240h to 0244h	Interrupt Configuration Register
0250h to 0258h	GPIO Configuration Register
0290h to 0294h	Command RAM Configuration Register
0300h to 030Ah	Display Timing Configuration Register
030Ch to 030Eh	Source Driver Configuration Register
0310h to 0316h	Display Buffer Configuration Register
0320h to 032Eh	General Configuration Register
0330h to 0334h	Update Buffer Configuration Register
0336h to 0338h	LUT Status Register
033Ah to 033Eh	Interrupt Register
0340h to 034Eh	Display Engine Configuration Register
0350h to 0352h	SPI Flash Start Address Configuration Register
0370h to 0372h	Advanced Display Configuration Register
0380h to 0392h	AUO Configuration Registers
0400h to 0422h	Dithering Configuration Registers
0800h	Instruction Parameter Configuration Register



Document No.: DS-AVT6203A

Version: V1.1

11.2 Register Description

11.2.1 System Configuration Register

11.2.1.1 [0000h] Revision Code Register

15	14	13	12	11	10	9	8
	Revision code						
7	6	5	4	3	2	1	0
	Revision code						

Bit	Name	Description	R/W	Reset Value
15:0	Revision code	Revision Code	R	0x0000

11.2.1.2 [0002h]Product Code Register

15	14	13	12	11	10	9	8	
	Product code							
7	6	5	4	3	2	1	0	
	Product code							

Bit	Name	Description	R/W	Reset Value
15:0	Product code	Product Code	R	0000_0000_
				0100_0111

11.2.1.3 [0006h]Power Save Mode Register

15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
			Reserved				Power save
							mode enable

Bit	Name	Description	R/W	Reset Value
15:1	Reserved	System Reserved	R	0000_0000_
				0000_000
0	Power save mode	[0] = 0, Disable power save mode	R/W	0
	enable	[0] = 1, Enable power save mode		

38 / 95



Document No.: DS-AVT6203A

Version: V1.1

11.2.1.4 [0008h] Software Reset Register

15	14	13	12	11	10	9	8	
	Software reset							
7	6	5	4	3	2	1	0	
	Software reset							

Bit	Name	Description	R/W	Reset Value
15:0	Software Reset	Reset all registers to default value	W	0000_0000_
				0000_0000

11.2.1.5 [000Ah]System Statue Register

15	14	13	12	11	10	9	8
Reserved	Power	Reserved		Reserved Power save status		SDRAM self	Power
	management					refresh mode	sequence
	busy status					register	status
7	6	5	4	3	2	1	0
I2C busy	SPI busy status	Host	SDRAM	Host memory	Display	SDRAM	PLL Lock
status		interface	controller busy	access busy	engine busy	initialized	Status
		busy status	status	status	status		

Bit	Name	Description		R/W	Reset Value
15	Reserved	System Reserved	System Reserved		0
14	Power management	[14] = 0, Power pin idle ·		R	0
	busy status	[14] = 1, Power pin bus	sy ∘		
13:12	Reserved	System reserved		R	0
11:10	Power save status				00
		[11:10]	Power Save Status		
		00b	Un-initalized System		
		01b	Run Mode		
		10b	Standby Mode		
		11b	11b Sleep Mode		
9	SDRAM self refresh	[9] = 0, SDRAM isn't in	self refresh mode	R	0
	mode register	[9] = 1, SDRAM is in se	elf refresh mode		
8	Power sequence	[8] = 0, Power off statu	IS.	R	0
	status	[8] = 1, Power on statu	s		
7	I2C busy status	[7] = 0, I2C interface ic	[7] = 0, I2C interface idle.		0
		[7] = 1, I2C interface b	usy.		
6	SPI busy status	[6] = 0, SPI interface idle.		R	0
		[6] = 1, SPI interface busy.			

39 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.

Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description	R/W	Reset Value
5	Host interface busy	[5] = 0, Host interface idle.	R	0
	status	[5] = 1, Host interface busy.		
4	SDRAM controller	[4] = 0, SDRAM controller idle.	R	0
	busy status	[4] = 1, SDRAM controller busy.		
3	Host memory access	[3] = 0, Host memory idle.	R	0
	busy status	[3] = 1, Host memory busy.		
2	Display engine busy	[2] = 0, Display engine idle.	R	0
	status	[2] = 1, Display engine busy.		
1	SDRAM initialized	[1] = 0, SDRAM is not initialed.	R	0
		[1] = 1, SDRAM is initialed.		
0	PLL Lock Status	[0] = 0, PLL don't lock.	R	0
		[0] = 1, PLL lock.		

11.2.2 Clock configuration Register

11.2.2.1 [0010h] PLL Configuration Registers 0

15	14	13	12	11	10	9	8
Reserved							
7	7 6 5 4 3 2 1 0						
Res	erved		Lock time [5:0]				

Bit	Name	Description	R/W	Reset Value
15:6	Reserved	System Reserved	R	0000_0000_
				00
5:0	Lock time	PLL lock time is 500us	R/W	00000
		P = input clock frequency (ms)		
		[5:0] = roundup [500/(2x1024xP)]		

11.2.2.2 [0012h] PLL Configuration 1

15	14	13	12	11	10	9	8
VCO Kv setting			Reserved				
7	6	5	4	3 2 1 0			
	Reserved						

Bit	Name	Description	R/W	Reset Value
15:12	VCO Kv Setting	[15:12] = 0100, 100MHz =< output frequency < 120MHz.	R/W	0
		[15:12] = 0101, 120MHz =< output frequency < 133MHz.		
11:0	Reserved	System reserved	R	0

40 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

11.2.2.3 [0014h] PLL Configuration 2

15	14	13	12	11	10	9	8
M setting							
7	6	5	4	3	2	1	0
	N setting						

Bit	Name	Description	R/W	Reset Value
15:8	M Setting	Output clock frequency = input clock frequency *	R/W	00001000
7:1	N Setting	M/(N*(1+K))	R/W	0000010
0	К		R/W	0

11.2.2.4 [0016h] Clock Configuration Register

15	14	13	12	11	10	9	8
	Reserved			System clock	System clock divider select		
7	6	5	4	3	2	1	0
	Reserved					PLL power	PLL bypass
						down enable	mode enable

Bit	Name	Description		R/W	Reset Value
15:10	Reserved	System reserved		R	0000_00
9:8	System clock divider			R/W	00
	Select	[9:8]	System clock divider Select		
		00b	2:1		
		01b	3:1		
		10b	1:1		
		11b	1:1		
7:2	Reserved	System reserved		R	0000_00
1	PLL power down	[1] = 0, PLL is in active me	ode.	R/W	1
	enable	[1] = 1, PLL is in power down mode.			
0	PLL bypass mode	[0] = 0, PLL bypass disable.		R/W	1
	enable	[0] = 1, PLL bypass ena	ble.		

11.2.2.5 [0018h] Pixel Clock Configuration Register

15	14	13	12	11	10	9	8
			Reserv	ved			
7	6	5	4	3	2	1	0
Reserved					Pixel clock	divide select	

41 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.

Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description		R/W	Reset Value
15:4	Reserved	System reserved		R	0000_0000_
					0000
3:0	Pixel clock divide			R/W	0000
	select	[3:0]	Pixel Clock Divide Ratio		
		0000b	4:1		
		0001b	2:1		
ı		0010b	3:1		
		0011b	4:1	1	
		0100b	5:1	1	
		0101b	6:1	1	
		0110b	7:1	1	
		0111b	8:1	1	
		1000b	9:1	1	
		1001b	10:1	71	
		1010b	11:1	71	
		1011b	12:1	71	
		1100b	13:1	7	
		1101b	14:1	7	
		1110b	16:1	7	
		1111b	64:1	7	

11.2.2.6 [001Ah] I2C Thermal Sensor Clock Configuration

15	14	13	12	11	10	9	8
			Reser	ved			
7	6	5	4	3	2	1	0
	Reserved				Thermal sensor of	lock divide selec	pt .

Bit	Name	Description	R/W	Reset Value
15:4	Reserved	System reserved	R	0000_0000_
				0000
3:0	Thermal sensor clock divide select	System clock : I2C clock = ([3:0] + 1) x 32) : 1	R/W	0000

11.2.3 Memory Load Configuration Register

11.2.3.1 [0020h] Memory Load Configuration Register

15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
		Rese	rved			Big median	Reserved

42 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

memory load	
enable	

Bit	Name	Description	R/W	Reset Value
15:2	Reserved	System reserved	R	0000_0000_
				0000_00
1	Big endian memory	Big Endian Memory Load Enable	R/W	0
	load enable	[1] = 0, Little Endian enable.		
		[1] = 1, Big Endian enable.		
0	Reserved	System reserved	R/W	0

11.2.4 Driver Strength Configuration Register

11.2.4.1 [0030h] Interface Driver Strength Configuration Register

15	14	13	12	11	10	9	8
	Reserved				Host data interface driver strength set		
							interface driver
							strength set
7	6	5	4	3 2 1			0
Source/Gate	Source/Gate interface driver SDRAM address interface driver			er strength set	SDRAM da	ta interface drive	r strength set
strength set							

Bit	Name	Description		R/W	Reset Value
15:12	Reserved	System reserved		R	0000
11:9	Host data interface	Host data driver st	rength	R/W	001
driver str	driver strength set	[11:9] Driver strength			
		000b	4mA		
		001b	8mA		
		011b	12mA		
		111b	16mA		
8:6	Source/Gate	Source/Gate driver strength			001
	interface driver	[8:6]	Driver strength		
	strength set	000b	4mA		
		001b	8mA		
		011b	12mA		
		111b	16mA		
5:3	SDRAM address	SDRAM address of	driver strength		011
	interface driver	[5:3]	Driver strength		
	strength set	000b	4mA		
		001b	8mA		

43 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description	Description		Reset Value	
		011b	12mA			
		111b	16mA			
2:0	SDRAM data	SDRAM data drive	SDRAM data driver strength			
	interface driver	[2:0]	Driver strength			
	strength set	000b	4mA			
		001b	8mA			
		011b	12mA			
		111b	16mA			

11.2.5 SDRAM Configuration Register

11.2.5.1 [0100h] SDRAM Configuration Register

15	14	13	12	11	10	9	8	
SDRAM	SDRAM refresh cycle time			SDRAM refresh rate SDRAI			I row active time	
power down								
disable								
7	6	5	4	3	2	1	0	
16 bit SDRAM	SDRAM trip	SDRAM	SDRAM tCL	Reserved	SDRAM colu	ımn address	SDRAM	
enable	latency select	tRCD latency	latency select		count		burst type	
		select					select	

Bit	Name	Descrip	ption		R	/W	Reset Value
15	SDRAM power down	[15] = 0	0, SDRAM power dov	wn enable.	F	R/W	0
	disable	[15] = 1	1, SDRAM power dov	vn disable.			
14:12	SDRAM refresh	SDRAM	M tRFC		F	R/W	101
	cycle time	Refres	h cycle time = [14:12] + 4			
11:10	SDRAM refresh rate	SDRAM	M refresh rate (8192	rows).	F	R/W	00
		R	REG0100h [11:10]	Refresh Ratio			
		0	0	64ms			
		0	1	128ms			
		10	0	256ms			
		1	1	512ms			
9:8	SDRAM row active	tRAS			F	R/W	00
	time	R	REG0100h [9:8]	Row Active Time			
		0	0	5clocks			
		0	1	N/A			
		10	0	6 clocks			
		1	1	7 clocks			
7	16 bit SDRAM	[7] = 0,	, SDRAM databus is	32-Bits.	F	R/W	0

44 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description		R/W	Reset Value	
	enable	[7] = 1, SDRAM datab	ous is 16-Bits.			
6	SDRAM tRP latency	[6] = 0, tRP is 2 clocks	[6] = 0, tRP is 2 clocks ∘			
	select	[6] = 1, tRP is 3 clocks	3 °			
5	SDRAM tRCD	[5] = 0, tRCD is 2 cloc	ks。	R/W	1	
	latency select	[5] = 1, tRCD is 3 cloc	eks。			
4	SDRAM tCL latency	[4] = 0, tCL is 2 clocks	[4] = 0, tCL is 2 clocks ∘			
	select	[4] = 1, tCL is 3 clocks	S •			
3	Reserved	System reserved		R	0	
2:1	SDRAM column			R/W	00	
	address count	REG0100h [2:1]	Column Address Count			
		00	256			
		01	512	1		
		10	1024	1		
		11	2048			
0	SDRAM burst type	[0] = 0, full page burst mode (For normal SDRAM).			0	
	select	[0] = 1, 8-burst mode	(For mobile SDRAM)			

11.2.5.2 [0102h] SDRAM Initial Register

15	14	13	12	11	10	9	8
Reserved							
							complete
7	6	5	4	3	2	1	0
	Reserved						

Bit	Name	Description	R/W	Reset Value
15:9	Reserved	System reserved	R	0000_000
8	SDRAM initial complete	[8] = 0, SDRAM has not been initialed. [8] = 1, SDRAM has been initialed.	R/W	0
7:1	Reserved	System reserved	R	0000_000
0	SDRAM initial trigger	[0] = 1, Set the bit to1 for trigger SDRAM initial.	R/W	0

11.2.5.3 [0104h] SDRAM State Trigger Register

15	14	13	12	11	10	9	8	
Reserved								
							state	
7	6	5	4	3	2	1	0	
	Reserved SDRAM exit self refresh							

45 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

trigger	self refresh
	trigger

Bit	Name	Description	R/W	Reset Value
15:9	Reserved	System reserved	R	0000_000
8	SDRAM self refresh mode State	[8] = 0, SDRAM is not in self refresh mode. [8] = 1, SDRAM is in self refresh mode.	R/W	0
7:2	Reserved	System reserved	R	0000_00
1	SDRAM exit self refresh trigger	[1] = 1, Set the bit to 1for disable SDRAM self refresh.	R/W	0
0	SDRAM enter self refresh trigger	[0] = 1, Set the bit to 1 for enable SDRAM self refresh	R/W	0

11.2.5.4 [0106h] SDRAM Refresh Clock Configuration Register

15	14	13	12	11	10	9	8	
	SDRAM refresh clock divide select							
7	6	5	4	3	2	1	0	
		S	DRAM refresh clo	ock divide select				

Bit	Name	Description	R/W	Reset Value
15:0	SDRAM refresh	SDRAM refresh frequency = F(INPUTCLK)/([15:0] +1)	R/W	0000_0001_
	clock divide select			0111_0111

11.2.5.5 [0108h] SDRAM Read Data Delay Select Register

15	14	13	12	11 10 9 8						
	Reserved									
7	6	5	4	3	2	1	0			
Rese	Reserved SDRAM read SI				Rese	erved				
		data	data sampling							
			clock invert							
	edge select									

Bit	Name	Description	R/W	Reset Value
15:6	Reserved	System reserved	R	0000_0000_
				00
5	SDRAM read data	[5] = 0, Posedge clock for data sampling	R/W	0
	sampling edge	[5] = 1, Negedge clock for data sampling.		
	select			
4	SDRAM read data	[4] = 0, Disable SDRAM read data sampling clock invert.	R/W	0
	sampling clock invert	[4] = 1, Enable SDRAM read data sampling clock invert.		

46 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description	R/W	Reset Value
	enable			
3:1	Reserved	System reserved	R	000

11.2.5.6 [010Ah] SDRAM Extended Mode Configuration Register

15	14	13	12	11	10 9 8			
Reserved	SDRAM driver strength		Temperature compensated		Partial array self refresh			
			Self re	fresh				
7	6	5	4	3	2	2 1		
	Reserved					SDRAM size		
							mode register	
							program on	
							initialization	
					enable			

Bit	Name	Description			R/W	Reset Value
15	Reserved	System reserved			R	0
14:13	SDRAM	[14:13] = 00, full st	rength		R/W	00
	driver	[14:13] = 01, 1/2 fu	ll strength			
	strength	[14:13] = 10, 1/4 fu	ll strength			
		[14:13] = 11, 1/8 fu	ll strength			
12:11	Temperature	TCSR Configuration	n		R/W	00
	compensated					
	self refresh					
10:8	Partial array	PASR Configuration	n		R/W	00
	self refresh					
7:3	Reserved	System reserved			R	0000_0
2:1	SDRAM size				R/W	00
		REG010Ah [2:1]	SDRAM Size for 32-bit	SDRAM Size for 16-bit		
			SDRAM	SDRAM		
		00	8M bytes	4M bytes		
		01	16M bytes	8M bytes		
		10	32M bytes	16M bytes		
		11	64M bytes	32M bytes		
0	Extended	[0] = 0, EMSR disa	ble for normal SDRAM.		R/W	0
	mode	[0] = 1, EMSR enal	ble for mobile SDRAM.			
	register					
	program on					
	initialization					
	enable					

47 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

11.2.5.7 [010Ch] SDRAM Controller Software Reset Register

15	14	13	12	11	10	9	8		
Reserved									
7	6	5	4	3	2	1	0		
			Reserved				SDRAM		
							software reset		

Bit	Name	Description	R/W	Reset Value
15:1	Reserved	System reserved	R	0000_0000_
				0000_000
0	SDRAM controller software reset	Set the bit to 1 for reset the SDRAM	R/W	0
		controller		

11.2.6 HOST Memory Configuration Register

11.2.6.1 [0140h] Host Memory Access Configuration and Status Register

15	14	13	12	11	10	9	8
Host memory	Reserved	Host memory	Host memory	Destination write tra	nslation to 8bpp	slation to 8bpp Write rota	
interface reset		interface ready	interface busy	bit select		select	
		status	status				
7	6	5	4	3	2	1	0
Packed pixel	Host packed write	Host packed	pixel select	Host rotate 0 and	Memory	Men	nory
16bpp enable	bit expansion			180 line buffer	read/write	acces	s type
	disable			bypass enable	select	sel	ect

Bit	Name	Description	R/W	Reset Value
15	Host memory	[15] = 1, Set the bit to 1 for reset the host interface.	R/W	0
	interface reset			
14	Reserved	System reserved	R	0
13	Host memory	[13] = 0, host memory interface is busy °	R/W	0
	interface ready	[13] = 1, host memory interface is idle •		
	status			
12	Host memory	[12] = 0, HOST memory interface is idle.	R/W	0
	interface busy status	[12] = 1, HOST memory interface is busy.		
11:10	Destination write	[11:10] = 00: Select databus[15:8] for image data.	R/W	00
	translation to 8bpp	[11:10] = 01: Select databus[7:0] for image data.		
	bit select	[11:10] = 10: RGB to 256 gray		

48 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Des	cription				R/W	Reset Value
9:8	Write rotation select						R/W	00
			REG0140h [9:8]		Write Rotation			
			00		0°			
			01		90°			
			10		180°			
			11		270°			
7	Packed pixel 16bpp enable	[7] =	[7] = 1, Enable 16bpp transfer base on [11:10] setting.		R/W	0		
6	Host packed write bit	[6] =	6] = 1, Expansion diable.		R/W	0		
	expansion disable	[6] =	[6] = 0, Expansion enable.					
5:4	Host packed pixel	Whe	When the big endian(REG0020h[1] =1) and raw access				R/W	00
	select	will be set, the [5:4] must be set to 11.						
			REG0140h [5:4] Packed Pixel Mode					
			00		2bpp			
			01		3bpp			
			10		4bpp			
			11		1byte per pixel			
3	Host rotate 0 and	[3] =	= 0, Enable line bu	ıffer			R/W	0
	180 line buffer	[3] =	= 1, Bypass line bu	uffer				
	bypass enable							
2	Memory read/write	[2] =	= 0, host memory i	nterfac	e write memory.		R/W	0
	select		= 1, host memory i	interfac	e read memory.			
1:0	Memory access type						R/W	00
	select	[1:	0]	Memo	ory Access Type			
		00		Packe	ed Pixel Access(Write Only	/)		
		01		Raw N	Memory Access(Read/Write	te)		

11.2.6.2 [0142h] Host Memory Access Triggers Register

15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
	Reserved						Host transfer
						stop trigger	Start trigger

Bit	Name	Description	R/W	Reset Value
15:2	Reserved	System reserved	R	0000_0000_
				0000_00
1	Host transfer stop trigger	[1] = 1, Stop the host interface transfer.	R/W	0
0	Host transfer start trigger	[0] = 1, Start the host interface transfer.	R/W	0

49 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

11.2.6.3 [0144h] Host Raw Memory Access Address Register 0

15	14	13	12	11	10	9	8
Host raw memory access address							
7	6	5	4	3	2	1	0
Host raw memory access address							

Bit	Name	Description	R/W	Reset Value
15:0	Host raw memory access	Host memory access address[15:0] for	R/W	0000_0000_
	address	raw mode.		0000_0000

11.2.6.4 [0146H] Host Raw Memory Access Address Register 1

15	14	13	12	11	10	9	8	
Reserved							mory access ress	
7 6 5 4 3 2 1 0						0		
	Host raw memory access address							

Bit	Name	Description	R/W	Reset Value
15:10	Reserved	System reserved	R	0000_00
9:0	Host raw memory access	Host memory access address[25:16] for	R/W	0000_0000_00
	address	raw mode.(REG140[1:0] = 01)		

11.2.6.5 [0148h] Host Raw Memory Access Count Register 0

15	14	13	12	11	10	9	8	
Host raw memory access count								
7 6 5 4 3 2 1 0							0	
	Host raw memory access count							

Bit	Name	Description	R/W	Reset Value
15:0	Host raw memory access count	Host memory access count[15:0] for raw	R/W	0000_0000_
		mode.		0000_0000

11.2.6.6 [014Ah] Host Raw Memory Access Count Register 1

15	14	13	12	11	10	9	8	
Reserved							mory access	
							unt	
7	7 6 5 4 3 2 1 0						0	
	Host raw memory access count							

50 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description	R/W	Reset Value
15:10	Reserved	System reserved	R	0000_00
9:0	Host raw memory access count	Host memory access count[25:16] for	R/W	0000_0000_
		raw mode.		00

11.2.6.7 [014Ch] Packed Pixel Rectangular X-Start Register

15	14	13	12	11	10	9	8	
	Rese	erved		Packed pixel rectangular x-start position			ition	
7	6	5	4	3 2 1 0				
	Packed pixel rectangular x-start position							

Bit	Name	Description	R/W	Reset Value
15:12	Reserved	System reserved	R	0000
11:0	Packed pixel	X-start position on packed pixel mode	R/W	0000_0000_
	rectangular x-start	When the rotation is 0 or 180, the [11:0] must be less		0000
	position	than line data length.		
		When the rotation is 90 and 270, the [11:0] must be less		
		than fram data length.		
		The [11:0] must be divisible by 2 pixels for 1bpp.		

11.2.6.8 [014Eh] Packed Pixel Rectangular Y-Start Register

15	14	13	12	11	10	9	8	
	Rese	erved		Packed pixel rectangular y-start position			ition	
7	6	5	4	3 2 1 0				
	Packed pixel rectangular y-start position							

Bit	Name	Description	R/W	Reset Value
15:12	Reserved	System reserved	R	0000
11:0	Packed pixel rectangular y-start	Y-start position on packed pixel mode	R/W	0000_0000_
	position	When the rotation is 0 or 180, the [11:0]		0000
		must be less than frame data length.		
		When the rotation is 90 and 270, the		
		[11:0] must be less than line data length.		

11.2.6.9 [0150h] Packed Pixel Rectangular Width Register

15	14	13	12	11	10	9	8	
	Rese	erved		Packed pixel rectangular width position			tion	
7	6	5	4	3 2 1 0				
	Packed pixel rectangular width							

51/95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.

Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description	Description		
15:12	Reserved	System reserved	R	0000	
11:0	Packed pixel rectangular width	When the rotaito	on is 0 or 180	R/W	0000_0000_
	position	Packed Pixel	[11:0]		0000
		2bpp	must be divisible by 8		
			pixels		
		ЗЬРР	must be divisible by 4		
			pixels		
		4bpp	must be divisible by 4		
			pixels		
		8bpp	must be divisible by 2		
			pixels		

11.2.6.10 [0152h] Packed Pixel Rectangular Height Register

15	14	13	12	11	10	9	8	
	Reserved		Packed pixel rectangular height position					
7	6	5	4 3 2 1 0					
	Packed Pixel Rectangular height bits 7-0							

Bit	Name	Description		R/W	Reset Value
15:12	Reserved	System reserved	t	R	0000
11:0	Packed pixel rectangular height	When the rotaito	When the rotaiton is 90 or 270		
	position	Packed Pixel	[11:0]		0000
		2bpp	must be divisible by 8		
			pixels		
		3bpp	must be divisible by 4		
			pixels		
		4bpp	must be divisible by 4		
			pixels		
		8bpp	must be divisible by 2		
İ			pixels		

11.2.6.11 [0154h] Host Memory Access Port Register

15	14	13	12	11	10	9	8	
Host memory access port bits 15-8								
7	7 6 5 4 3 2 1 0							
	Host memory access port bits 7:0							

Bit	Name	Description	R/W	Reset Value
15:0	Host memory access port	Host memory access register	R/W	0000_0000_

52 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description	R/W	Reset Value
				0000_0000

11.2.6.12 [0158h] Host Raw Memory FIFO Level Register

15	14	13	12	11	10	9	8
			Reser	ved			
7	6	5	4	3	2	1	0
Reserved Host raw memory fifo level bits [3:0]							

Bit	Name	Description	R/W	Reset Value
15:5	Reserved	System reserved	R	0000_0000_
				000
4:0	Host raw memory fifo level	16 bit FIFO level register	R/W	0000_0

11.2.6.13 [0164h] RGB Format Register

15	14	13	12	11	10	9	8	
Reserved								
7	6	5	4	3	2	1	0	
			Reserved				RGB Format	

Bit	Name	Description	R/W	Reset Value
15:1	Reserved	System reserved	R	0000_0000_
				0000_000
0	RGB Format	[0] = 0, Input image is RGB555.	R/W	0
ı		[0] = 1, Input image is RGB565.		

11.2.6.14 [01A0h] Overlap Arithmetic Configuration Register

15	14	13	12	11	10	9	8	
Reserved								
7	6	5	4	3	2	1	0	
			Reserved				Overlap	
							arithmetic	
							select	

Bit	Name	Description	R/W	Reset Value
15:1	Reserved	System reserved	R	0000_0000_
				0000_000
0	Overlap arithmetic select	[0] = 0: Keep the first image.	R/W	0
		[0] = 1: Keep the change image.		

53 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

11.2.7 SPI Flash Configuration Register

11.2.7.1 [0200h] SPI Flash Read Data

15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
			SPI flash re	ead data				

Bits 7-0 指示從 SPI FLASH 中讀取的 8 bit 數據。

Bit	Name	Description	R/W	Reset Value
15:8	Reserved	System reserved	R	0000_0000
7:0	SPI flash read data	SPI Flash read data register	R/W	0000_0000

11.2.7.2 [0202h] SPI Flash Data Output Enable

15	14	13	12	11	10	9	8
			Reserved				SPI flash
							data output
							enable
7	6	5	4	3	2	1	0
			SPI flash w	rite data			

Bit	Name	Description	R/W	Reset Value
15:9	Reserved	System reserved	R	0000_000
8	SPI flash data output enable	[8] = 0, Read data from SPI flash	R/W	0
		[8] = 1, Write data from SPI flash		
7:0	SPI flash write data	SPI Flash write data	R/W	0000_0000

11.2.7.3 [0204h] SPI Flash Chip Select Control Register

15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
SPI flash	SPI flash read	SPI fla	ash clock divide s	select	SPI flash clo	ck phase and	SPI flash
access mode command					polarity	/ select	enable
Select	select						

Bit	Name	Description	R/W	Reset Value
15:8	Reserved	System reserved	R	0000_0000
7	SPI flash	Select host interface or display engine access SPI flash.	R/W	1

54 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.

Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description					R/W	Reset Value
	access	[7] = 1, Display	engine a	access SPI flash				
	mode	[7] = 0, Host in	terface a	erface access SPI flash				
	select							
6	SPI flash	Selec fast read	or norm	al read for SPI flash			R/W	0
	read	[6] = 0, Normal	read for	SPI flash				
	command	[6] = 1, Fast re	[6] = 1, Fast read for SPI flash					
	select							
5:3	SPI flash						R/W	011
	clock divide		[5:3]	SPI Flash Clock Divide Ratio				
	select		000b	2:1				
			001b	3:1				
			010b	4:1				
			011b	5:1				
			100b	6:1				
			101b	7:1				
			110b	8:1				
			111b	9:1				
2:1	SPI flash		•				R/W	00
	clock phase	[2:1]	Val	id Data	Clock	k Idling Status		
	and polarity	00	Ris	ing edge of SPI Flash Clock	Low			
	select	01	Fal	ling edge of SPI Flash Clock	High			
		10	Fal	ling edge of SPI Flash Clock	Low	V		
		11	Ris	ing edge of SPI Flash Clock	High			
0	SPI flash	[0] = 1, enable	SPI flash	n controller.			R/W	1
	enable	[0] = 0, disalbe	SPI flasl	h controller.				

11.2.7.4 [0206h] SPI Flash Chip Select Control Register

15	14	13	12	11	10	9	8
			erved				
7	6	5	4	3	2	1	0
	Reserved				SPI flash	SPI flash	SPI flash read
				busy flag	write data	read data	data ready flag
					register	overrun flag	
					empty flag		

Bit	Name	Description	R/W	Reset Value
15:4	Reserved	System reserved	R	0000_0000_
				0000
3	SPI flash busy flag	[3] = 0, SPI interface idle.	R/W	1
		[3] = 1, SPI interface busy.		

55 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Name Description		Reset Value
2	SPI flash write data register	[2] = 0, SPI write register is not empty.	R/W	0
	empty flag	[2] = 1, SPI write register is empty.		
1	SPI flash read data overrun flag	[1] = 0, Overrun don't occurred.	R/W	0
		[1] = 1, Overrun occurred.		
0	SPI flash read data ready flag	[0] = 0, SPI Flash read data is vaild.	R/W	0
		[1] = 1, SPI Flash read data is available.		

11.2.7.5 [0208h] SPI Flash Chip Select Control Register

15	14	13	12	11	10	9	8
			Rese	rved			
7	6	5	4	3	2	1	0
			Reserved				SPI flash chip
							select enable

Bit	Name	Description	R/W	Reset Value
15:1	Reserved	System reserved	R	0000_0000_
				0000_000
0	SPI flash chip select enable	[0] = 0, Disable SPI flash CS.	R/W	0
		[0] = 1, Enable SPI flash CS.		

11.2.8 I2C Configuration Register

11.2.8.1 [0210h] I2C Thermal Sensor Configuration Register

15	14	13	12	11	10	9	8
		Reserved			I2C the	rmal sensor ID a	address
7	6	5	4	3	2	1	0
I2C select							I2C disable

Bit	Name	Description	R/W	Reset Value
15:11	Reserved	System reserved	R	0000_0
10:8	I2C thermal sensor ID address	I2C ID address [2:0]	R/W	000
7	I2C select	I2C select enable	R/W	0
6:1	Reserved	System reserved	R	0000_00
0	I2C disable	I2C select disable	R/W	0

11.2.8.2 [0212h] I2C Thermal Sensor Status Register

15 14 13 12 11 10 9 8	15	14	13	12	11	10	9	8
---	----	----	----	----	----	----	---	---

56/95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

_							
Rxack	Reserved	Al status	Reserved			Tip status	Irq_flag
status							status
7	6	5	4 3 2		1	0	
Res	erved	I2C SDA	I2C SCL	Reserved		I2C thermal	I2C thermal
		pin status	pin status			sensor ID	sensor busy
						status	status

Bit	Name	Description	R/W	Reset Value
15	Rxack status	Rxack status	R	0
14	Reserved	System reserved	R	0
13	Al status	Al status	R	0
12:10	Reserved	System reserved	R	000
9	Tip status	Tip status	R	0
8	Irq_flag status	Irq status	R	0
7:6	Reserved	System reserved	R	00
5	I2C SDA pin status	[5] = 0, SDA pin is low. [5] = 1, SDA pin is high.	R	1
4	I2C SCL pin status	[4] = 0, SCL pin is low. [4] = 1, SCL pin is high.	R	1
3:2	Reserved	System reserved	R	00
1	I2C thermal sensor ID status	[1] = 0, ID has been transferred. [1] = 1, ID has not been transferred.	R	0
0	I2C thermal sensor busy status	[0] = 0, I2C is idle. [0] = 1, I2C is busy.	R	0

11.2.8.3 [0214h] I2C Thermal Sensor Read Trigger Register

15	14	13	12	11	10	9	8
			Rese	rved			
7	6	5	4	3	2	1	0
Start trigger	Stop trigger	Receive data	Send data	Ack trigger	lack trigger	Reserved	Read trigger
		trigger	trigger				

Bit	Name	Description	R/W	Reset Value
15:8	Reserved	System reserved	R	0000_0000
7	Start trigger	I2C start trigger	W	0
6	Stop trigger	I2C stop trigger	W	0
5	Recevice data trigger	I2C recevice data trigger	W	0
4	Send data trigger	I2C send data trigger	W	0

57 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description	R/W	Reset Value
3	Ack trigger	I2C ack trigger	W	0
2	lack trigger	I2C iack trigger	W	0
1	Reserved	System reserved	R	0
0	Read trigger	I2C read trigger	W	0

11.2.8.4 [0216h] I2C Thermal Sensor Temperature Value Register

15	14	13	12	11	10	9	8
			Rese	rved			
7	6	5	4	3	2	1	0
			Temperati	ure value			

Bit	Name	Description	R/W	Reset Value
15:8	Reserved	System reserved	R	0000_0000
7:0	Temperature value	Read data for temperature data.	R	0001_1001

11.2.8.5 [0218h] I2C Transmit Value Register

15	14	13	12	11	10	9	8
			Rese	rved			
7	6	5	4	3	2	1	0
			Transmi	t value			

Bit	Name	Description	R/W	Reset Value
15:8	Reserved	System reserved	R	0000_0000
7:0	Transmit value	I2C write data	R/W	0000_0000

11.2.8.6 [021Ah] I2C Receive Data Register

15	14	13	12	11	10	9	8
			Rese	rved			
7	6	5	4	3	2	1	0
			Receive	e data			

Bit	Name	Description	R/W	Reset Value
15:8	Reserved	System reserved	R	0000_0000
7:0	Receive data	I2C receive data	R/W	0000_0000

58 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

11.2.9 Power Pin Configuration Register

11.2.9.1 [0230h] Power Pin Control Register

15	14	13	12	11	10	9	8
	Dagamyad		PWR3 pin	PWR2 pin	PWR1 pin	PWR0 pin	PWRCOM pin
	Reserved		status	status	status	status	status
7	6	5	4	3	2	1	0
Power cycle			Danamiad			Power-off	Power-on cycle
busy			Reserved			cycle trigger	trigger

Bit	Name	Description	R/W	Reset Value
15:13	Reserved	System reserved	R	000
12	PWR3 pin status	PWR3 pin status	R	0
11	PWR2 pin status	PWR2 pin status	R	0
10	PWR1 pin status	PWR1 pin status	R	0
9	PWR0 pin status	PWR0 pin status	R	0
8	PWRCOM pin status	PWRCOM pin status	R	0
7	Power cycle busy	[7] = 0, Power on/off cycle is not executed.[7] = 1, Power on/off cycle is executed.	R	0
6:2	Reserved	System reserved	R	0000_0
1	Power-off cycle trigger	Power off cycle trggier	R	0
0	Power-on cycle trigger	Power on cycle trigger	R	0

11.2.9.2 [0232h] Power Pin Configuration Register

15	14	13	12	11	10	9	8
			PWR3 pin	PWR2 pin	PWR1 pin	PWR0 pin	PWRCOM pin
	Reserved		bypass	bypass	bypass	bypass	bypass enable
			enable	enable	enable	enable	bypass eriable
7	6	5	4	3	2	1	0
	Decembed		PWR3 pin	PWR2 pin	PWR1 pin	PWR0 pin	PWRCOM pin
	Reserved		bypass value				

Bit	Name	Description	R/W	Reset Value
15:13	Reserved	System reserved	R	000
12	PWR3 pin bypass enable	[12] = 0, PWR3 disable bypass	R/W	0
	PWK3 pili bypass eriable	[12] = 1, PWR3 enable bypass		

59 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description	R/W	Reset Value
11	PWR2 pin bypass enable	[11] = 0, PWR2 disable bypass	R/W	0
		[11] = 1, PWR2 enable bypass		
10	PWR1 pin bypass enable	[10] = 0, PWR1 disable bypass	R/W	0
		[10] = 1, PWR1 enable bypass		
9	PWR0 pin bypass enable	[9] = 0, PWR0 disable bypass	R/W	0
		[9] = 1, PWR0 enable bypass		
8	DWDCOM pin hypege angle	[8] = 0, PWRCOM disable bypass	R/W	0
	PWRCOM pin bypass enable	[8] = 1, PWRCOM enable bypass		
7:5	Reserved	System reserved	R	000
4	PWR3 pin bypass value	[4] = 0, PWR3 output 0	R/W	0
		[4] = 1, PWR3 output 1		
3	PWR2 pin bypass value	[3] = 0, PWR2 output 0	R/W	0
		[3] = 1, PWR2 output 1		
2	PWR1 pin bypass value	[2] = 0, PWR1 output 0	R/W	0
		[2] = 1, PWR1 output 1		
1	PWR0 pin bypass value	[1] = 0, PWR0 output 0	R/W	0
		[1] = 1, PWR0 output 1		
0	PWRCOM pin bypass value	[0] = 0, PWRCOM output 0	R/W	0
		[0] = 1, PWRCOM output 1		

11.2.9.3 [0234h] Power0 Pin To Power1 Pin Timing Delay Register

15	14	13	12	11	10	9	8
	Rese	erved			PWR0 to PV	VR1 timing delay	,
7	6	5	4	3	2	1	0
			PWR0 to PWI	R1 pin timing del	ay		

Bit	Name	Description	R/W	Reset Value
15:12	Reserved	System reserved	R	0000
11:0	PWR0 to PWR1 timing delay	Delay = (([11:0] + 1) x 16) * LineCLK	R/W	0000_0000_ 0000

11.2.9.4 [0236h] Power1 Pin To Power2 Pin Timing Delay Register

15	14	13	12	11	10	9	8
	Rese	erved			PWR1 to PV	VR2 timing delay	,
7	6	5	4	3	2	1	0
			PWR1 to PWI	R2 pin timing del	ay		

Bit	Name	Description	R/W	Reset Value
15:12	Reserved	System reserved	R	0000

60 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description	R/W	Reset Value
11:0	PWR1 to PWR2 timing delay	Delay = (([11:0] + 1) x 16) * LineCLK	R/W	0000_0000_
				0000

11.2.9.5 [0238h] Power Pin Timing Delay 2-3 Register

15	14	13	12	11	10	9	8
	Rese	erved			PWR2 to PV	VR3 timing delay	1
7	6	5	4	3	2	1	0
			PWR2 to PWF	R3 Pin timing del	ay		

Bit	Name	Description	R/W	Reset Value
15:12	Reserved	System reserved	R	0000
11:0	PWR2 to PWR3 timing delay	Delay = (([11:0] + 1) x 16) * LineCLK	R/W	0000_0000_ 0000

11.2.10 Interrupt Configuration Register

11.2.10.1 [0240h] Interrupt Raw Status register

15	14	13	12	11	10	9	8
							Dithering done
			Reserved				interrupt raw
							status
7	6	5	4	3	2	1	0
SDRAM self refresh interrupt raw status	Host memory r/w FIFO error interrupt Raw Status	power management controller interrupt raw status	Reserved	GPIO interrupt raw status	SDRAM access complete interrupt raw status	Display Engine Interrupt Raw Status	SDRAM initialization complete interrupt raw status

Bit	Name	Description	R/W	Reset Value
15:9	Reserved	System reserved	R	0000_000
8	Dithering done interrupt raw	[8] = 0, Dithering interrupt is not	R/W	0
	status	occurred.		
		[8] = 1, Dithering interrupt is occurred.		
7	SDRAM self refresh interrupt raw	[7] = 0, SDRAM self refresh interrupt is	R/W	0
	status	not occurred.		
		[7] = 1, SDRAM self refresh interrupt is		
		occurred.		

61/95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description	R/W	Reset Value
6	Host memory r/w FIFO error	[6] = 0, The interrupt is not occurred.	R/W	0
	interrupt raw status	[6] = 1, The interrupt is occurred.		
5	Power management controller	[5] = 0, The interrupt is not occurred.	R/W	0
	interrupt raw status	[5] = 1, The interrupt is occurred.		
4	Reserved	System reserved	R/W	0
3	CDIO il nto munt novu etetue	[5] = 0, The interrupt is not occurred.	R/W	0
	GPIO iInterrupt raw status	[5] = 1, The interrupt is occurred.		
2	SDRAM access complete	[2] = 0, The interrupt is not occurred.	R/W	0
	interrupt raw status	[2] = 1, The interrupt is occurred.		
1	Display engine interrupt raw	[1] = 0, The interrupt is not occurred.	R/W	0
	status	[1] = 1, The interrupt is occurred.		
0	SDRAM initialization complete	[0] = 0, The interrupt is not occurred.	R/W	0
	interrupt raw status	[0] = 1, The interrupt is occurred.		

11.2.10.2 [0242h] Interrupt Masked Status Register

15	14	13	12	11	10	9	8
							Dithering done
			Reserved				interrupt masked
							status
7	6	5	4	3	2	1	0
SDRAM self	Host	Power	Reserved	GPIO	SDRAM	Display	SDRAM
refresh	memory	management		interrupt	access	engine	initialization
interrupt	r/w FIFO	controller		masked	complete	interrupt	complete
masked	error	interrupt		status	interrupt	masked	interrupt masked
status	interrupt	masked			masked	status	status
	masked	status			status		
	status						

Bit	Name	Description	R/W	Reset Value
15:9	Reserved	System reserved	R	0000_000
8	Dithering done interrupt masked status	 [8] = 0, Dithering interrupt is not occurred. [8] = 1, Dithering interrupt is occurred. 	R/W	0
7	SDRAM self refresh interrupt masked status	[7] = 0, SDRAM self refresh interrupt is not occurred. [7] = 1, SDRAM self refresh interrupt is occurred.	R/W	0
6	Host memory r/w FIFO error interrupt masked status	[6] = 0, The interrupt is not occurred.[6] = 1, The interrupt is occurred.	R/W	0
5	Power management controller	[5] = 0, The interrupt is not occurred.	R/W	0

62 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description	R/W	Reset Value
	interrupt masked status	[5] = 1, The interrupt is occurred.		
4	Reserved	System reserved	R	0
3	GPIO interrupt masked status	[5] = 0, The interrupt is not occurred.	R/W	0
		[5] = 1, The interrupt is occurred.		
2	SDRAM access complete	[2] = 0, The interrupt is not occurred.	R/W	0
	interrupt masked status	[2] = 1, The interrupt is occurred.		
1	Display engine interrupt masked	[1] = 0, The interrupt is not occurred.	R/W	0
	status	[1] = 1, The interrupt is occurred.		
0	SDRAM initialization complete	[0] = 0, The interrupt is not occurred.	R/W	0
	interrupt masked status	[0] = 1, The interrupt is occurred.		

11.2.10.3 [0244h] Interrupt Control Register

15	14	13	12	11	10	9	8		
			Decembed				Dithering done		
	Reserved								
7	6	5	4	3	2	1	0		
SDRAM	Host	Power	Reserved	GPIO	SDRAM	Display	SDRAM		
self refresh	memory	management		interrupt	access	engine	initialization		
enter/exit	read/write	controller		enable	complete	interrupt	complete		
interrupt	FIFO error	interrupt			interrupt	enable	interrupt enable		
enable	interrupt	enable			enable				
	enable								

Bit	Name	Description	R/W	Reset Value
15:9	Reserved	System reserved	R	0000_000
8	Dithering done interrupt enable	[8] = 0, Disable the interrupt.	R/W	0
		[8] = 1, Enable the interruput.		
7	SDRAM self refresh interrupt	[7] = 0, Disable the interrupt.	R/W	0
	enable	[7] = 1, Enable the interruput.		
6	Host memory read/write FIFO	[6] = 0, Disable the interrupt.	R/W	0
	error interrupt enable	[6] = 1, Enable the interruput.		
5	Power management controller	[5] = 0, Disable the interrupt.	R/W	0
	interrupt enable	[5] = 1, Enable the interruput.		
4	Reserved	System reserved	R	0
3	GPIO interrupt enable	[3] = 0, Disable the interrupt.	R/W	0
		[3] = 1, Enable the interruput.		
2	SDRAM access complete	[2] = 0, Disable the interrupt.	R/W	0
	interrupt enable	[2] = 1, Enable the interruput.		
1	Display engine interrupt enable	[1] = 0, Disable the interrupt.	R/W	0
		[1] = 1, Enable the interruput.		

63 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description	R/W	Reset Value
0	SDRAM initialization complete	[0] = 0, Disable the interrupt.	R/W	0
	interrupt enable	[0] = 1, Enable the interruput.		

11.2.11 GPIO Configuration Register

11.2.11.1 [0250h] GPIO Configuration Register

15	14	13	12	11	10	9	8
		GPIO1 pull-down	GPIO0 pull-down				
		enable	enable				
7	6	5	4	3	2	1	0
		GPIO1	GPIO0				
		r.e	eserved			configuration	configuration

Bit	Name	Description	R/W	Reset Value
15:10	Reserved	System reserved	R	0000_00
9	GPIO1 pull-down enable	[9] =0, GPIO1 pull-down disable. [9] =1, GPIO1 pull-down enable.	R/W	0
8	GPIO0 pull-donw enable	[8] =0, GPIO0 pull-down disable. [8] =1, GPIO0 pull-down enable.	R/W	0
7:2	Reserved	System reserved	R	0000_00
1	GPIO1 configuration	[1] = 0, GPIO1 set to input [1] = 1, GPIO1 set to output	R/W	0
0	GPIO0 configuration	[0] = 0, GPIO0 set to input [0] = 1, GPIO0 set to output	R/W	0

11.2.11.2 [0252h] GPIO Status/Control Register

15	14	13	12	11	10	9	8
		GPIO1 input	GPIO0 input				
		status	status				
7	6	5	4	3	2	1	0
		GPIO1 data	GPIO0 data				
	Reserved						output control

Bit	Name	Description	R/W	Reset Value	
15:10	Reserved	System reserved	R	0000_00	
9	GPIO1 input status	[9] =0, GPIO1 input is low.	R	0	
		[9] =1, GPIO1 input is high.			
8	GPIO0 input status	[8] =0, GPIO0 input is low	R	0	

64 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description	R/W	Reset Value	
		[8] =1, GPIO0 input is high.			
7:2	Reserved	System reserved	R	0000_00	
1	GPIO1 data output control	[1] = 0, GPIO1 output low.	R/W	0	
		[1] = 1, GPIO1 output high			
0	GPIO0 data output control	[0] = 0, GPIO0 output low.	R/W	0	
		[0] = 1, GPIO0 output highi.			

11.2.11.3 [0254h] GPIO Interrupt Enable Register

15	14	13	12	11	10	9	8
		GPIO1	GPIO0 negative				
		negative edge	edge interrupt				
						interrupt enable	enable
7	6	5	4	3	2	1	0
		GPIO1 positive	GPIO0 positive				
		edge interrupt	edge interrupt				
						enable	enable

Bit	Name	Description	R/W	Reset Value
15:10	Reserved	System reserved	R	0000_00
9	GPIO1 negative edge interrupt	[9] =0, Disable GPIO1 negative edge	R/W	0
	enable	interrupt.		
		[9] =1, Enable GPIO1 negative edge		
		interrupt.		
8	GPIO0 negative edge interrupt	[8] =0, Disable GPIO0 negative edge	R/W	0
	enable	interrupt.		
		[8] =1, Enable GPIO0 negative edge		
		interrupt.		
7:2	Reserved	System reserved	R	0000_00
1	GPIO1 positive edge interrupt	[1] =0, Disable GPIO1 positive edge	R/W	0
	enable	interrupt.		
		[1] =1, Enable GPIO1 positive edge		
		interrupt.		
0	GPIO0 positive edge interrupt	[0] =0, Disable GPIO0 positive edge	R/W	0
	enable	interrupt.		
		[0] =1, Enable GPIO0 positive edge		
		interrupt.		

11.2.11.4 [0256h] GPIO Interrupt Status Register

15	14	13	12	11	10	9	8

65 / 95



Document No.: DS-AVT6203A

Version: V1.1

						GPIO1	GPIO0 negative
		R	eserved			negative edge	edge interrupt
						interrupt status	status
7	6	5	4	3	2	1	0
						GPIO1 positive	GPIO0 positive
		R	eserved			edge interrupt	edge interrupt
						status	status

Bit	Name	Description	R/W	Reset Value
15:10	Reserved	System reserved	R	0000_00
9	GPIO1 negative edge interrupt status	[9] =0, GPIO1 negative edge interrupt is not occurred.[9] =1, GPIO1 negative edge interrupt is occurred.	R/W	0
8	GPIO0 negative edge interrupt status	[8] =0, GPIO0 negative edge interrupt is not occurred.[8] =1, GPIO0 negative edge interrupt is occurred.	R/W	0
7:2	Reserved	System reserved	R	0000_00
1	GPIO1 positive edge interrupt status	[1] =0, GPIO1 positive edge interrupt is not occurred.[1] =1, GPIO1 positive edge interrupt is occurred.	R/W	0
0	GPIO0 positive edge interrupt status	[0] =0, GPIO0 positive edge interrupt is not occurred.[0] =1, GPIO0 positive edge interrupt is occurred.	R/W	0

11.2.11.5 [0258h] GPIO Sleep Mode Output Control Register

15	14	13	12	11	10	9	8
	GPIO output						
	Decembed						
	Reserved						enable for sleep
7	6	5	4	3	2	1	0
						GPIO1 sleep	GPIO0 sleep
	Reserved mode data output control						

Bit	Name	Description	R/W	Reset Value
15:9	Reserved	System reserved	R	0000_000

66 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description	R/W	Reset Value
8	GPIO output data changing	[8] =0, Disable GPIO output changing for	R/W	0
	enable for sleep mode	sleep mode		
		[8] =1, Enable GPIO output changing for		
		sleep mode		
7:2	Reserved	System reserved	R	0000_00
1	GPIO1 sleep mode data output	[1] =0, GPIO1 output low for sleep mode	R/W	0
	control	[1] =1, GPIO1 output high for sleep mode		
0	GPIO0 sleep mode data output	[0] =0, GPIO0 output low for sleep mode	R/W	0
	control	[0] =1, GPIO0 output high for sleep mode		

11.2.12 Command RAM Configuration Register

11.2.12.1 [0290h] Command RAM Controller Configuration Register

15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
							Command ram
	Reserved						
							read/write select

Bit	Name	Description	R/W	Reset Value
15:1	Reserved	System reserved	R	0000_0000_
				0000_000
0	Command ram access read/write	[0] = 0, Command ram write enable.	R/W	0
	select	[0] = 1, Command ram read enable.		

11.2.12.2 [0292h] Command RAM Controller Address Register

15	14	13	12	11	10	9	8	
Reserved					Command ram address pointer			
7 6 5 4 3 2 1 0							0	
	Command ram address pointer							

Bit	Name	Description	R/W	Reset Value
15:11	Reserved	System reserved	R	0000_0
10:0	Command ram address pointer	Command ram address pointer, when	R/W	0000_0000_
		the write or read is executed, the pointer		000
		is auto incremented by 2.		

67 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

11.2.12.3 [0294h] Command RAM Controller Access Port Register

15	14	13	12	11	10	9	8	
	Command ram access port							
7	6	5	4	3	2	1	0	
	Command ram access port							

Bit	Name	Description	R/W	Reset Value
15:0	Command ram access port	When the REG290h [0] is set to 0, the	R/W	0000_0000_
		register is read data from command ram.		0000_0000
		When the REG290h [0] is set to 1, the		
		register is write data for command ram.		

11.2.13 Display Timing Configuration Register

11.2.13.1 [0300h] Frame Data Length Register

15	14	13	12	11	10	9	8		
Reserved Frame data length bits					12:8]				
7	7 6 5 4 3 2 1 0								
	Frame data length bits [7:0]								

Bit	Name	Description	R/W	Reset Value
15:13	Reserved	System reserved	R	000
12:0	Frame data length	Frame data length	R/W	0_0010_
				0101_1000

11.2.13.2 [0302h] Frame Sync. Length Register

15	14	13	12	11	10	9	8
	Reserved		Frame sync length				
7	6	5	4 3 2 1 0				
	Frame sync length						

Bit	Name	Description	R/W	Reset Value
15:13	Reserved	System reserved	R	000
12:0	Frame sync length	Frame sync length	R/W	0_0000_
				0000_0100

11.2.13.3 [0304h] Frame Begin/End Length Register

15	14	13	12	11	10	9	8

68 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

ersion: V1.1		

	Frame end length							
7	7 6 5 4 3 2 1 0							
	Frame begin length							

Bit	Name	Description	R/W	Reset Value
15:13	Frame end length	Frame end length plus 1	R/W	0000_1010
12:0	Frame begin length	Frame begin length plus 1	R/W	0000_0100

11.2.13.4 [0306h] Line Data Length Register

15	14	13	12	11	10	9	8
Reserved Line data length bits [12:8]							
7	6	5	4	3	2	1	0
Line data length bits [7:0]							

Bit	Name	Description	R/W	Reset Value
15:13	Reserved	System reserved	R	000
12:0	Line data length	Line data length	R/W	0_0011_
				0010_0000

11.2.13.5 [0308h] Line Sync. Length Register

15	14	13	12	11	10	9	8
	Reserved		Line sync length				
7	6	5	4 3 2 1 0				
	Line sync length						

Bit	Name	Description	R/W	Reset Value
15:13	Reserved	System reserved	R	000
12:0	Line sync length	Line sync length	R/W	0_0000_
				0000_1010

11.2.13.6 [030Ah] Line Begin/End Length Register

15	14	13	12	11	10	9	8
Line end length							
7	6	5	4	3	2	1	0
Line begin length							

Bit	Name	Description	R/W	Reset Value
15:8	Line end length	Line end length	R/W	0110_0100
		When REG030Ch [11] is set to 0, the		

69 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description	R/W	Reset Value
	[15:8] must be equal to or larger than 2.			
		[15:8] = (REG030Ah[15:8] -1) * SDCLK		
		period – Padded Data Output Time –		
		PCLK period		
		When REG030Ch [11] is set to 1, [15:8]		
		must be equal to or larger than 4.		
		[15:8] = ((REG030Ah[15:8] / 2) - 1) *		
		SDCLK period – Padded Data Output		
		Time – PCLK period		
7:0	Line begin length	Line begin length	R/W	0000_0100

11.2.14 Source Driver Configuration Register

11.2.14.1 [030Ch] Source Drive Configuration Register

15	14	13	12	11	10	9	8	
	Source driver chip	enable start bits	5	Source driver	Source driver	Source driver	Source driver	
				pixel output	chip enable	output reverse	shift	
				count select	reverse			
7	6	5	4	3	2	1	0	
	Source driver output size select bit							

Bit	Name	Descri	Description			Reset Value
15:12	Source driver chip enable start				R/W	0000
	bits	[10]	[15:12]	Chip Enable Sequence		
			0000b	Chip0 ->Chip1 ->Chip2		
			0001b	Chip1 ->Chip2 ->Chip0		
		0b	0010b	Chip2 ->Chip0-> Chip1		
			0011b	Decembed		
			~1111b	Reserved		
			0000b	Chip0 ->Chip2 ->Chip1		
			0001b	Chip1 ->Chip0 ->Chip2		
		1b	0010b	Chip2 ->Chip1 ->Chip0		
			0011b	Reserved		
			~1111b	Reserved		
11	Source driver pixel output count	[11] =	0, 4 pixels	per source clock	R/W	0
	select	[11] =	1, 8 pixels	per source clock		
10	Source driver chip enable	[10] =	0, the sour	ce driver chip enable	R/W	0
	reverse	seque	nce is not r	eversed.		
		[10] =	1, the sour	ce driver chip enable		
		sequer	nce is reve	rsed.		

70 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Descri	Description			Reset Value
9	Source driver output reverse				R/W	0
		[44]	[0]	Parallel Output to Source		
		[11]	[9]	Driver		
		0	0	P3,P2,P1,P0		
		0	1	P0,P1,P2,P3		
		1	0	P7,P6,P5,P4,P3,P2,P1,P0		
		1	1	P0,P1,P2,P3,P4,P5,P6,P7		
8	Source driver shift	[8] = 0	, the c	data is shifted from left to rigtht.	R/W	0
		[8] = 1	[8] = 1, the data is shifted from right to left.			
7:0	Source driver output size select	REG0	REG030Ch [7:0] = value in pixels / 4		R/W	0110_0100
	bit					

11.2.14.2 [030Eh] Source Drive Configuration Register

15	14	13	12	11	10	9	8
	Sourc	e driver SDOED	Source driver	source driver	source driver		
					double data	swap	early SDOE
					rate enable	padding	assert
						pixels	disable
7	6	5	4	3	2	1	0
		Res	erved			Gate driver	Gate driver
			right/left	start pulse			
						select	polarity

Bit	Name	Description	R/W	Reset Value
15:11	Source driver SDOED delay	When REG030Ch [11] is set to 1, the	R/W	0000_0
		delay from SDLE to SDOED is valid.		
10	Source driver double data rate	Source driver double data rate enable	R/W	0
	enable			
9	Source driver swap padding	Source driver swap padding pixels	R/W	0
	pixels			
8	Source driver early SDOE assert	[8] = 0, Enable assert SDOE before	R/W	0
	disable	SDLE.		
		[8] = 1, Disable assert SDOE before		
		SDLE		
7:2	Reserved	System reserved	R	0000_00
1	Gate driver right/left select	[1] = 0, GDRL output low.	R/W	0
		[1] = 1, GDRL output high.		
0	Gate driver start pulse polarity	[0] = 0, Start pulse is negative edge.	R/W	0
		[0] = 1, Start pulse is positive edge.		

71 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

11.2.15 Display Buffer Configuration Register

11.2.15.1 [0310h] Image Buffer Start Register 0

15	14	13	12	11	10	9	8		
	Image buffer start address								
7	7 6 5 4 3 2 1 0								
	Image buffer start address								

Bit	Name	Description	R/W	Reset Value
15:0	Image buffer start address	Image buffer start address[15:0]	R/W	0000_0000_
				0000_0000

11.2.15.2 [0312h] Image Buffer Start Register 1

15	14	13	12	11	10	9	8	
	Image buffer s	tart address bit						
							:24]	
7 6 5 4 3 2 1 0							0	
	Image buffer start address bit [23:16]							

Bit	Name	Description	R/W	Reset Value
15:10	Reserved	System reserved	R	0000_00
9:0	Image buffer start address	Image buffer start address[25:16]	R/W	00_0000_0000

11.2.15.3 [0314h] Update Buffer Start Register 0

15	14	13	12	11	10	9	8	
Update buffer start address								
7	7 6 5 4 3 2 1 0							
	Update buffer start address							

Bit	Name	Description	R/W	Reset Value
15:0	Update buffer start address	Update buffer start address[15:0]	R/W	0000_0000_
				0000_0000

11.2.15.4 [0316h] Update Buffer Start Register 1

15	14	13	12	11	10	9	8
	Update buffer start address						
	bit [25:24]						
7	6	5	4	3	2	1	0

72 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Update buffer start address bits [23:16]

Bit	Name	Description	R/W	Reset Value
15:10	Reserved	System reserved	R	0000_00
9:0	Update buffer start address	Update image buffer start address[25:16]	R/W	00_0000_0000

11.2.16 General Configuration Register

11.2.16.1 [0320h] Temperature Device Select Register

15	14	13	12	11	10	9	8
			Rese	rved			
7	6	5	4	3	2	1	0
			Reserved				Temperature
							auto retrieval
							disable

Bit	Name	Description	R/W	Reset Value
15:1	Reserved	System reserved	R	0000_0000_
				0000_000
0	Temperature auto retrieval	[0] = 0, Enable temperature auto retrieval	R/W	0
	disable	[0] = 1, Disable temperature auto		
		retrieval		

11.2.16.2 [0322h] Temperature Value Register

15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
			Temperature va	alue register				

Bit	Name	Description	R/W	Reset Value
15:8	Reserved	System reserved	R	0000_0000
7:0	Temperature value register	Temperature value for waveform select	R/W	0000_0000
		and display.		

11.2.16.3 [032Ch] General Configuration Register

15	14	13	12	11	10	9	8
		Reserved			Area coordinate	Area coordir	nate rotation

73 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

					end size select	select b	oits [1:0]
7	6	5	4	3	2	1	0
			Rese	rved			

Bit	Name	Description	on		R/W	Reset Value
15:11	Reserved	System re	System reserved			0000_0
10	Area coordinate end size select	[10]= 0, REG[0344h] ~ REG[0346h] are X/Y end point. [10]=1, REG[0344h] ~ REG[0346h] are width/height.		R/W	0	
9:8 Area coordinate rotation select bits		[9:8]	Rotation Mode		R/W	00
		00	0° 90°		-	
		10	180° 270°			
7:0	Reserved	System re	served		R	0000_0000

11.2.16.4 [032Eh] LUT Mask Register

15	14	13	12	11	10	9	8
LUT 15	LUT 14 MASK	LUT 13	LUT 12 MASK	LUT 11	LUT 10	LUT 9 MASK	LUT 8 MASK
MASK		MASK		MASK	MASK		
7	6	5	4	3	2	1	0
LUT 7 MASK	LUT 6 MASK	LUT 5 MASK	LUT 4 MASK	LUT 3 MASK	LUT 2 MASK	LUT 1 MASK	LUT 0 MASK

Bit	Name	Description	R/W	Reset Value
15:0	LUT x MASK	[x] = 0, Masked LUT	R/W	0000_0000_
		[x] = 1, Unmasked LUT		0000_0000

11.2.17 **Update Buffer Configuration Register**

[0330h] Update Buffer Configuration Register 11.2.17.1

15	14	13	12	11	10	9	8	
DSPE soft	Reserved			Last waveform mode				
reset								
7	6	5	4	3	2	1	0	
LUT auto		Reser	ved		LUT index format select			
select enable								

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description		R/W	Reset Value
15	DSPE soft reset	[15] = 1, Reset DSP	[15] = 1, Reset DSPE by software.		
14:12	Reserved	System reserved		R	000
11:8	Last waveform mode	Last waveform mode	e of display	R/W	0000
7	LUT auto select enable	[7] = 0, Disable LUT [7] = 1, Enable LUT	[7] = 0, Disable LUT auto select.		0
6:3	Reserved	System reserved			000
2:0	LUT index format select				
		REG0330h [2:0]	LUT Index Format		
		000	P2N		
		001	N/A		
		010	P3N		
		011	N/A		
		100	P4N		
		101	N/A		
		110	N/A		
		111	N/A		

11.2.17.2 [0332h] Update Buffer Pixel Set Value Register

15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
	Update buffer pixel set value								

Bit	Name	Description	R/W	Reset Value
15:8	Reserved	System reserved	R	0000_0000
7:0	Update buffer pixel set value	Update buffer pixel set value.	R/W	0000_0000

11.2.17.3 [0334h] Display Engine Control/Trigger Register

15	14	13	12	11	10	9	8
Res	erved	Update rec	tangle mode	Display update waveform mode			
7	6	5	4	3	0		
	Display update LUT select bits Operation mode select				Operation		
							trigger

Bit	Name	Description	R/W	Reset Value
15:14	Reserved	System reserved	R	00

75 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description	on	R/W	Reset Value
13:12	Update rectangle mode			R/W	00
		[13:12]	Update Rectangle Mode		
		00	Full Display Size Update		
		01	Host X/Y Start/End		
			positions are used (see		
			REG[0348h] ~ REG		
			[0346h])		
		10	X/Y Start/End positions are		
			specified by REG[0340h] ~		
			REG[0346h])		
		11	Reserved		
11:8	Display update waveform mode	Display u	pdate waveform mode.	R/W	0000
7:4	Display update LUT select bits	When REG[0330h] bit 7 is set to 1, LUT		R/W	0000
		will be	auto selected.		
3:1	Operation mode select			R/W	000
		[3:1]	Operation Mode		
		000	Waveform Header Read		
		001	Update Buffer Set Value		
			Refresh		
		010	Update Buffer Image Buffer		
			Refresh		
		011	Full Display Update		
		100	Partial Display Update		
		101	Gate Driver Clear Operation		
		110 ~	Reserved		
		111			
0	Operation trigger	Display tr	Display trigger.		0

11.2.18 LUT Status Register

11.2.18.1 [0336h] LUT STATUS Register 0

15	14	13	12	11	10	9	8
LUT 15	LUT 14 update	LUT 13	LUT 12	LUT 11	LUT 10	LUT 9 update	LUT 8 update
update busy	busy	update busy	update busy	update busy	update busy	busy	busy
7	6	5	4	3	2	1	0
LUT 7 update	LUT 6 update	LUT 5 update	LUT 4 update	LUT 3	LUT 2 update	LUT 1 update	LUT 0 update
busy	busy	busy	busy	update busy	busy	busy	busy

Bit Na	Name	Description	R/W	Reset Value
--------	------	-------------	-----	-------------

76 / 95



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description	R/W	Reset Value
15:0	LUT x update busy	[x] = 0, LUT is idle.	R/W	0000_0000_
		[x] = 1, LUT is busy.		0000_0000

11.2.18.2 [0338h] Display Engine Busy Status Register

15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
Reserved	Masked LUT	LUT available	Reserved	Display	Update buffer	Frame	Operation
	available	status		frame busy	refresh status	memory	trigger busy
	status					access busy	

Bit	Name	Description	R/W	Reset Value
15:7	Reserved	System reserved	R	0000_0000
6	Masked LUT available status [6] = 0, Mask LUT is not available. [6] = 1, Mask LUT is available.		R/W	0
5	LUT available status	[5] = 0, All LUT is not available.[5] = 1, one or more LUTs are available.	R/W	0
4	Reserved	System reserved	R	0
3	Display frame busy	[3] = 0, Dislay is done. [3] = 1, Display is running.	R/W	0
2	Update buffer refresh status	[2] = 0, update buffer is idle.[2] = 1, update buffer is busy.	R/W	0
1	Frame memory access busy	[1] = 0, Frame memory is idle [1] = 1, Frame memory is busy.	R/W	0
0	Operation trigger busy	[0] = 0, Operation trigger is idle. [0] = 1, Operation trigger is busy.	R/W	0

11.2.19 Interrupt Register

11.2.19.1 [033Ah] Display Engine Interrupt Raw Status Register

15	14	13	12	11	10	9	8
Reserved		Image buffer	Reserved		Temperature out	LUT request	Operation
		update			of range	error	trigger error
		incomplete			interrupt raw	interrupt raw	interrupt raw
		interrupt raw			status	status	status
		status					
7	6	5	4	3	2	1	0
LUT area	Display pipe	All frames	Update buffer	One LUT	Display output	Update	Operation
overlap	FIFO	complete	changed	N-frame	frame complete	buffer	trigger done

77 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

conflict	underflow	interrupt raw	interrupt raw	display	interrupt raw	refresh	interrupt raw
interrupt	interrupt raw	status	status	complete	status	done	status
raw status	status			interrupt raw		interrupt raw	
				status		status	

Bit	Name	Description	R/W	Reset Value
15:14	Reserved	System reserved	R	00
13	Image buffer update incomplete interrupt raw status	 [13] = 0, Image buffer update imcomplete interrupt is not occurred. [13] = 1, Image buffer update imcomplete interrupt is occurred. 	R/W	0
12:11	Reserved	System reserved	R	00
10	interrupt raw status interrupt is not occurred. [10] = 1, Temperature out of range		R/W	0
9	interrupt is occurred. LUT request error interrupt raw status [9] = 0, LUT request error interrupt is not occurred. [9] = 1, LUT request error interrupt is occurred.		R/W	0
8	Operation trigger error interrupt raw status	[8] = 0, Operation trigger error interrupt is not occurred.[8] = 1, Operation trigger error interrupt is occurred.	R/W	0
7	LUT area overlap conflict interrupt raw status	 [7] = 0, LUT area overlap conflict interrupt is not occurred. [7] = 1, LUT area overlap conflict interrupt is occurred. 	R/W	0
6	Display pipe FIFO underflow interrupt raw status	 [6] = 0, Display pipe FIFO underflow interrupt is not occurred. [6] =1, Display pipe FIFO underflow interrupt is occurred. 	R/W	0
5	All frames complete interrupt raw status	 [5] = 0, All frames complete interrupt is not occurred. [5] = 1, All frames complete interrupt is occurred. 	R/W	0
4	Update buffer changed interrupt raw status	 [4] = 0, Update buffer changed interrupt is not occurred. [4] = 1, Update buffer changed interrupt is occurred. 	R/W	0
3	One LUT N-frame display complete interrupt raw status	[3] = 0, One LUT N-frame display complete interrupt is not occurred.	R/W	0

78 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description	R/W	Reset Value
		[3] = 1, One LUT N-frame display		
		complete interrupt is occurred.		
2	Display output frame complete	[2] = 0, Display output frame complete	R/W	0
	interrupt raw status	interrupt is not occurred.		
		[2] = 1, Display output frame complete		
		interrupt is occurred.		
1	Update buffer refresh done	[1] = 0, Update buffer refresh done	R/W	0
	interrupt raw status	interrupt is not occurred.		
		[1] = 1, Update buffer refresh done		
		interrupt is occurred.		
0	Operation trigger done interrupt	[0] = 0, Operation trigger done interrupt is	R/W	0
	raw status	not occurred.		
		[0] = 1, Operation trigger done interrupt is		
		occurred.		

11.2.19.2 [033Ch] Display Engine Interrupt Masked Status Register

15	14	13	12	11	10	9	8
Reserved Image buffer update		Image buffer	Rese	rved	Temperature out	LUT request	Operation
				of range	error	trigger error	
		incomplete			interrupt	interrupt	interrupt
		interrupt			masked status	masked	masked status
		masked status				status	
7	6	5	4	3	2	1	0
LUT area overlap conflict interrupt masked status	Display pipe FIFO underflow interrupt masked status	All frames complete interrupt masked status	Update buffer changed interrupt masked status	One LUT N-frame display complete interrupt masked status	Display output frame Complete interrupt masked status	Update buffer refresh done interrupt masked status	Operation trigger done interrupt masked status

Bit	Name	Description	R/W	Reset Value
15:14	Reserved	System reserved	R	00
13	Image buffer update incomplete interrupt mask status	 [13] = 0, Image buffer update imcomplete interrupt is not occurred. [13] = 1, Image buffer update imcomplete interrupt is occurred. 	R/W	0
12:11	Reserved	System reserved	R	00
10	Temperature out of range interrupt mask status	[10] = 0, Temperature out of range interrupt is not occurred.	R/W	0

79 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	R/W	Reset Value	
		[10] = 1, Temperature out of range		
		interrupt is occurred.		
9	LUT request error interrupt mask	[9] = 0, LUT request error interrupt is not	R/W	0
	status	occurred.		
		[9] = 1, LUT request error interrupt is		
		occurred.		
8	Operation trigger error interrupt	[8] = 0, Operation trigger error interrupt is	R/W	0
	mask status	not occurred.		
		[8] = 1, Operation trigger error interrupt is		
		occurred.		
7	LUT area overlap conflict	[7] = 0, LUT area overlap conflict	R/W	0
	interrupt mask status	interrupt is not occurred.		
		[7] = 1, LUT area overlap conflict		
		interrupt is occurred.		
6	Display pipe FIFO underflow	[6] = 0, Display pipe FIFO underflow	R/W	0
	interrupt mask status	interrupt is not occurred.		
		[6] =1, Display pipe FIFO underflow		
		interrupt is occurred.		
5	All frames complete interrupt	[5] = 0, All frames complete interrupt is	R/W	0
	mask status	not occurred.		
		[5] = 1, All frames complete interrupt is		
		occurred.		
4	Update buffer changed interrupt	[4] = 0, Update buffer changed interrupt	R/W	0
	mask status	is not occurred.		
		[4] = 1, Update buffer changed interrupt		
		is occurred.		
3	One LUT N-frame display	[3] = 0, One LUT N-frame display	R/W	0
	complete interrupt mask status	complete interrupt is not occurred.		
	·	[3] = 1, One LUT N-frame display		
		complete interrupt is occurred.		
2	Display output frame complete	[2] = 0, Display output frame complete	R/W	0
	interrupt mask status	interrupt is not occurred.		
	·	[2] = 1, Display output frame complete		
		interrupt is occurred.		
1	Update buffer refresh done	[1] = 0, Update buffer refresh done	R/W	0
	interrupt mask status	interrupt is not occurred.		
		[1] = 1, Update buffer refresh done		
		interrupt is occurred.		
0	Operation trigger done interrupt	[0] = 0, Operation trigger done interrupt is	R/W	0
-	mask status	not occurred.		
		[0] = 1, Operation trigger done interrupt is		
		occurred.		

80 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

11.2.19.3 [033Eh] Display Engine Interrupt Enable Register

15	14	13	12	11	10	9	8
Res	Reserved		Reserved		Temperature out	LUT request	Operation
		update			of range	error	trigger error
		incomplete	l		interrupt enable	interrupt	interrupt
		interrupt				enable	enable
		enable					
7	6	5	4	3	2	1	0
LUT area	Display pipe	All frames	Update buffer	One LUT	Display output 1	Update	Operation
overlap	FIFO	complete	changed	N-frame	frame complete	buffer	trigger done
conflict	underflow	interrupt	interrupt	display	interrupt enable	refresh	interrupt
interrupt	interrupt	enable	enable	complete		done	enable
enable	enable			interrupt		interrupt	
				enable		enable	

Bit	Name	Description	R/W	Reset Value
15:14	Reserved	System reserved	R	00
13 Image buffer update incomplete interrupt enable		[13] = 0, Disable image buffer update incomplete interruput[13] = 1, Enable image buffer update incomplete interrupt.	R/W	0
12:11	Reserved	System reserved	R	00
10	Temperature out of range [10] = 0, Disable temperature out of range interrupt [10] = 1, Enable temperature out of range interrupt.			0
9	LUT request error interrupt enable	[9] = 0, Disable LUT request error interrupt.[9] = 1, Enable LUT request error interrupt.	R/W	0
8	Operation trigger error interrupt enable	[8] = 0, Disable operation trigger error interrupt.[8] = 1, Enable operation trigger error interrupt.	R/W	0
7	LUT area overlap conflict interrupt enable	 [7] = 0, Disable LUT area overlap conflict interrupt. [7] = 1, Enable LUT area ovelap conflict interrupt. 	R/W	0
6	Display pipe FIFO underflow interrupt enable	[6] = 0, Disable pipe FIFO underflow interrupt.[6] = 1, Enable pipe FIFO underflow interrupt.	R/W	0

81 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description	R/W	Reset Value
5	All frames complete interrupt	[5] = 0, Disable all frames complete	R/W	0
	enable	interrupt.		
		[5] = 1, Enable all frames complete		
		interrupt		
4	Update buffer changed interrupt	[4] = 0, Disable update buffer changed	R/W	0
	enable	interrupt.		
		[4] = 1, Enable update buffer changed		
		interrupt.		
3	One LUT N-frame display	[3] = 0, Disable one LUT display	R/W	0
	complete interrupt enable	complete interrupt.		
		[3] = 1, Enable one LUT display complete		
		interrupt.		
2	Display output frame complete	[2] = 0, Disable display complete	R/W	0
	interrupt enable	interrupt		
		[2] = 1, Enable display complete interrupt		
1	Update Buffer Refresh Done	[1] = 0, Disable update buffer refresh	R/W	0
	Interrupt Enable	done interrupt.		
		[1] = 1, Enable update buffer refresh		
		done interrupt.		
0	Operation trigger done interrupt	[0] = 0, Disable operation trigger done	R/W	0
	enable	interrupt.		
		[0] = 1, Enable operation trigger done		
		interrupt.		

11.2.20 Display Engine Configuration Register

11.2.20.1 [0340h] Area Update Pixel Rectangular X-Start Register

15	14	13	12	11	10	9	8
	Rese	erved		Area	a update pixel red	ctangular x-start[11:8]
7	6	5	4	3 2 1 0			
		Area	update pixel rect	angular x-start[7	' :0]		

Bit	Name	Description	R/W	Reset Value
15:12	Reserved	System reserved	R	0000
11:0	Area update pixel rectangular	Area update pixel rectangular x-start	R/W	0000_0000_
	x-start			0000

11.2.20.2 [0342h] Area Update Pixel Rectangular Y-Start Register

15	14	13	12	11	10	9	8

82 / 95



Document No.: DS-AVT6203A

Version: V1.1

Reserved				Area	a update pixel red	ctangular y-start[11:8]
7	6	5	4	3 2 1 0			
		Area	update pixel rect	angular y-start[7	' :0]		

Bit	Name	Description	R/W	Reset Value
15:12	Reserved	System reserved	R	0000
11:0	Area update pixel rectangular y-start	Area update pixel rectangular y-start	R/W	0000_0000_ 0000

11.2.20.3 [0344h] Area Update Pixel Rectangular X-End Position/Horizontal Size

15	14	13	12	11	10	9	8	
	Reserved		Area	update pixel rec	tangular x-end po	osition/horizontal	size	
7	6	5	4 3 2 1 0					
Area update pixel rectangular x-end position/horizontal size								

Bit	Name	Description	R/W	Reset Value
15:13	Reserved	System reserved	R	000
12:0	Area update pixel rectangular	Area update pixel rectangular x-end	R/W	0_0000_
	x-end position/horizontal size	position/horizontal size		0000_0000

11.2.20.4 [0346h] Area Update Pixel Rectangular Y-End Position/Vertical Size

15	14	13	12	11	10	9	8	
	Reserved		Area	a update pixel re	ctangular y-end p	oosition/vertical s	size	
7	6	5	4 3 2 1 0					
Area update pixel rectangular y-end position								

Bit	Name	Description	R/W	Reset Value
15:13	Reserved	System reserved	R	000
12:0	Area update pixel rectangular	Area update pixel rectangular y-end	R/W	0_0000_
	y-end position/vertical size	position/vertical size		0000_0000

11.2.20.5 [0348h] Host Pixel Rectangular X-start Position

15	14	13	12	11	10	9	8	
	Reserved			Host pixel	rectangular x-sta	rt position		
7	6	5	4 3 2 1 0					
Host pixel rectangular X-start position								

Bit	Name	Description	R/W	Reset Value
15:13	Reserved	System reserved	R	000

83 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description	R/W	Reset Value
12:0	Host pixel rectangular x-start	Host pixel rectangular x-start position	R/W	0_0000_
	position			0000_0000

11.2.20.6 [034Ah] Host Pixel Rectangular Y-start Position

15	14	13	12	11	10	9	8	
	Reserved		Host pixel rectangular y-start position					
7	6	5	4 3 2 1 0					
Host pixel rectangular y-start position								

Bit	Name	Description	R/W	Reset Value
15:13	Reserved	System reserved	R	000
12:0	Host pixel rectangular y-start	Host pixel rectangular y-start position	R/W	0_0000_
	position			0000_0000

11.2.20.7 [034Ch] Host Pixel Rectangular X-end Position

15	14	13	12	11	10	9	8	
	Reserved		Host pixel rectangular x-end position					
7	6	5	4 3 2 1 0					
Host pixel rectangular x-end position								

Bit	Name	Description	R/W	Reset Value
15:13	Reserved	System reserved	R	000
12:0	Host pixel rectangular x-end	Host pixel rectangular x-end position	R/W	0_0000_
	position			0000_0000

11.2.20.8 [034Eh] Host Pixel Rectangular Y-End Position

15	14	13	12	11	10	9	8		
Reserved			Host pixel rectangular y-end position						
7	6	5	4	4 3 2 1 0					
	Host pixel rectangular y-end position								

Bit	Name	Description	R/W	Reset Value
15:13	Reserved	System reserved	R	000
12:0	Host pixel rectangular y-end	Host pixel rectangular y-end position	R/W	0_0000_
	position			0000_0000

84 / 95



Document No.: DS-AVT6203A

Version: V1.1

11.2.21 SPI Flash Start Address Configuration Register

11.2.21.1 [0350h] Waveform Header Serial Flash Waveform Register 0

15	14	13	12	11	10	9	8	
Waveform header serial flash address								
7 6 5 4 3 2 1 0								
	Waveform header serial flash address							

Bit	Name	Description	R/W	Reset Value
15:0	Waveform header serial flash	Waveform start address [15:0]	R/W	0000_0000_
	address			0000_0000

11.2.21.2 [0352h] Waveform Header Serial Flash Waveform Register 1

15	14	13	12	11	10	9	8	
Reserved								
7	6	5	4	3	2	1	0	
	Waveform header serial flash address bit [23:16]							

Bit	Name	Description	R/W	Reset Value
15:8	Reserved	System reserved	R	0000_0000
7:0	Waveform header serial flash address	Waveform start address [23:16]	R/W	0000_0000

11.2.22 Advanced Display Configuration Register

11.2.22.1 [0370h] Source Driver Advanced Timing Configuration Register

15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
	SDLE enable	SDOE full	SDOE early				
					polarity	frame drive	assert on
						enable	SDLE enable

Bit	Name	Description	R/W	Reset Value
15:3	Reserved	System reserved	R	0000_0000_
				0000_0
2	SDLE enable polarity	[2] = 0, SDLE is positive edge	R/W	0
		[2] = 1, SDLE is negative edge		

85 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description	R/W	Reset Value
1	SDOE full frame drive enable	[1] = 0, SDOE line enable	R/W	0
		[1] = 1, SDOE frame enable		
0	SDOE early assert on SDLE	[0] = 0, SDOE valid after SDLE	R/W	0
	enable	[0] = 1, SDOE valid before SDLE		

11.2.22.2 [0372h] Gate Driver Advanced Timing Configuration Register

15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0
		Reserved			GDCLK	GDOE toggle	GDCLK valid
					polarity	with GDCLK	time after
						enable	SDLE enable

Bit	Name	Description	R/W	Reset Value
15:3	Reserved	System reserved	R	0000_0000_
				0000_0
2	GDCLK polarity	[2] = 0, GDCLK is positive edge	R/W	0
		[2] = 1, GDCLK is negative edge		
1	GDOE toggle with GDCLK	[1] = 0, GDOE frame enable	R/W	0
	enable	[1] = 1, GDOE line enable		
0	GDCLK valid time after SDLE	[0] = 0, GDCLK valid before SDLE	R/W	0
	enable	[0] = 1, GDCLK valid after SDLE		

11.2.23 AUO Configuration Registers

11.2.23.1 [0380h] XDIO Pulse Width Configuration Register

15	14	13	12	11	10	9	8		
Reserved			XDIO pulse width [12:8]						
7	6	5	4	4 3 2 1 0					
	XDIO pulse width [7:0]								

Bit	Name	Description	R/W	Reset Value
15:13	Reserved	System reserved	R	000
12:0	XDIO pulse width	XDIO pulse width	R/W	0_0000_ 0000_0000

11.2.23.2 [0382h] LD Delay Configuration Register

15	14	13	12	11	10	9	8

86 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Reserved					LD delay [12:8]		
7	6	5	4 3 2 1 0				
LD delay [7:0]							

Bit	Name	Description	R/W	Reset Value
15:13	Reserved	System reserved	R	000
12:0	LD delay	Delay from XDIO to LD	R/W	0_0000_ 0000_0000

[0384h] LD Pulse Width Configuration Register 11.2.23.3

15	14	13	12	11	10	9	8
Reserved				L	D pulse width [12	:8]	
7	6	5	4 3 2 1 0				
LD pulse width [7:0]							

Bit	Name	Description	R/W	Reset Value
15:13	Reserved	System reserved	R	000
12:0	LD pulse width	LD pulse width	R/W	0_0000_
				0000_0000

[0386h] YCLK Delay Configuration Register 11.2.23.4

15	14	13	12	11	10	9	8
Reserved				`	YCLK delay [12:8	·]	
7	6	5	4 3 2 1 0				
	YCLK delay [7:0]						

Bit	Name	Description	R/W	Reset Value
15:13	Reserved	System reserved	R	000
12:0	YCLK delay	Delay from XDIO to YCLK	R/W	0_0000_
				0000_0000

11.2.23.5 [0388h] YCLK Pulse Width Configuration Register

15	14	13	12	11	10	9	8	
Reserved				YCI	_K pulse width [1	2:8]		
7	6	5	4 3 2 1 0					
	YCLK pulse width [7:0]							

Bit Na	Name	Description	R/W	Reset Value	l
--------	------	-------------	-----	-------------	---

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description	R/W	Reset Value
15:13	Reserved	System reserved	R	000
12:0	YCLK pulse width	YCLK pulse width	R/W	0_0000_
				0000_0000

11.2.23.6 [038Ah] YOE Delay Configuration Register

15	14	13	12	11	10	9	8
Reserved					YOE delay [12:8]		
7	6	5	4 3 2 1 0				
	YOE delay [7:0]						

Bit	Name	Description	R/W	Reset Value
15:13	Reserved	System reserved	R	000
12:0	YOE delay	Delay from XDIO to YOE	R/W	0_0000_ 0000_0000

11.2.23.7 [038Ch] YOE Pulse Width Configuration Register

15	14	13	12	11	10	9	8
	Reserved		YOE pulse width [12:8]				
7	6	5	4 3 2 1 0				
YOE pulse width [7:0]							

Bit	Name	Description	R/W	Reset Value
15:13	Reserved	System reserved	R	000
12:0	YOE pulse width	YOE pulse width	R/W	0_0000_
				0000_0000

11.2.23.8 [038Eh] YDIO Delay Configuration Register

15	14	13	12	11	10	9	8	
	Reserved		YDIO delay [12:8]					
7	6	5	4 3 2 1 0					
	YDIO delay [7:0]							

Bit	Name	Description	R/W	Reset Value
15:13	Reserved	System reserved	R	000
12:0	YDIO delay	Delay from XDIO to YDIO	R/W	0_0000_ 0000_0000

88 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

11.2.23.9 [0390h] YDIO Pulse Width Configuration Register

15	14	13	12	11	10	9	8	
	Reserved		YDIO pulse width [12:8]					
7	6	5	4 3 2 1 0					
	YDIO pulse width [7:0]							

Bit	Name	Description	R/W	Reset Value
15:13	Reserved	System reserved	R	000
12:0	YDIO pulse width	YDIO pulse width	R/W	0_0000_
				0000_0000

11.2.23.10 [0392h] AUO Enable and Polarity Control Register

15	14	13	12	11	10	9	8	
	Reserved							
							AUO/LG	
							driver	
7	6	5	4	3	2	1	0	
Rese	erved	YDIO polarity	YOE polarity	YCLK polarity	LD polarity	XDIO polarity	Disable XCLK	
							gate	

Bit	Name	Description	R/W	Reset Value
15:9	Reserved	System reserved	R	0000_000
8	Enable AUO/LG driver	[8]=0, LG model	R/W	0
		[8]=1, AUO model		
7:6	Reserved	System reserved	R	00
5	YDIO polarity	[5] = 0,YDIO is negative edge	R/W	0
		[5] = 1,YDIO is positive edge		
4	YOE polarity	[4] = 0 , YOE is negative edge	R/W	0
		[4] = 1 , YOE is positive edge		
3	YCLK polarity	[3] = 0 · YCLK negative edge	R/W	0
		[3] = 1 , YCLK is positive edge		
2	LD polarity	[2] = 0 · LD is negative edge	R/W	0
		[2] = 1 , LD is positive edge		
1	XDIO polarity	[1] = 0 · XDIO is negative edge	R/W	0
		[1] = 1 , XDIO is positive edge		
0	Disable XCLK gate	[0] = 0, Enable source driver clock gating	R/W	0
		[0] = 1, Disable source driver clock gating		

89 / 95



Document No.: DS-AVT6203A

Version: V1.1

11.2.24 Dithering Configuration Registers

11.2.24.1 [0400h] Dithering Configuration Register

15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
	Reserved					node select	Dithering start

Bit	Name	Descript	ion	R/W	Reset Value
15:3	Reserved	System	System reserved		0000_0000_
					0000_0
2:1	Dithering mode select			R/W	00
		[2:1]	[2:1] Dithering mode select		
		00	256 gray to 16 gray		
		01	256 gray to 8 gray		
		10	256 gray to 4 gray		
		11	11 256 gray to 2 gray		
0	Dithering start	Dithering	Dithering start enable.		0

11.2.24.2 [0402h] Dithering Status Register

15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
	Reserved						
							status

Bit	Name	Description	R/W	Reset Value
15:1	Reserved	System reserved	R	0000_0000_
				0000_0000
0	Dithering status	[0] = 0, Dithering is done.	R/W	0
		[0] = 1, Dithering is busy.		

11.2.24.3 [040Ah] Dithering Interrupt Raw Status Register

15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
			Reserved				Dithering
							Dithering completed
							interrupt raw

90 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

status

Bit	Name	Description	R/W	Reset Value
15:1	Reserved	System reserved	R	0000_0000_
				0000_000
0	Dithering completed interrupt raw	[0] = 0, Raw dithering completed	R/W	0
	status	interrupt is not occurred.		
		[0] = 1, Raw dithering completed		
		interrupt is occurred.		

11.2.24.4 [040Ch] Dithering Interrupt Masked Status Register

15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
			Reserved				Dithering	
							completed	
							interrupt	
							masked	
							status	

Bit	Name	Description	R/W	Reset Value
15:1	Reserved	System reserved	R	0000_0000_
				0000_000
0	Dithering completed interrupt	[0] = 0: Masked dithering completed	R/W	0
	masked status	interrupt is not occurred.		
		[0] = 1: Dithering completed interrupt is		
		occurred.		

11.2.24.5 [040Eh] Dithering Interrupt Enable Register

15	14	13	12	11	10	9	8	
	Reserved							
7	7 6 5 4 3 2 1							
			Reserved				Dithering	
							completed	
							interrupt	
							enable	

Bit	Name	Description	R/W	Reset Value
15:1	Reserved	System reserved	R	0000_0000_
				0000_000

 $91\,/\,95$

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

Bit	Name	Description	R/W	Reset Value
0	Dithering completed interrupt	[0] = 0: Disable dithering completed	R/W	0
	enable	interrupt		
		[0] = 1: Enable dithering completed		
		interrupt		

11.2.24.6 [0410h] Dithering Pixel Rectangular X-Start Register

15	14	13	12	11	10	9	8	
Reserved				Dithering x-start [11:8]				
7	6	5	4	3 2 1 0				
	Dithering x-start [7:0]							

Bit	Name	Description	R/W	Reset Value
15:12	Reserved	System reserved	R	0000
11:0	Dithering x-start	X-start for Dithering.	R/W	0000_0000_
				0000

11.2.24.7 [0412h] Dithering Pixel Rectangular Y-Start Register

15	14	13	12	11	10	9	8	
Reserved				Dithering y-start [11:8]				
7	6	5	4	3 2 1 0				
	Dithering y-start [7:0]							

Bit	Name	Description	R/W	Reset Value
15:12	Reserved	System reserved	R	0000
11:0	Dithering y-start	Y-start for Dithering.	R/W	0000_0000_ 0000

11.2.24.8 [0414h] Dithering Pixel Rectangular X-End/Horizontal Size Register

15	14	13	12	11	10	9	8
Reserved			Dithering horizontal size				
7	6	5	4	3	2	1	0
Dithering horizontal size							

Bit	Name	Description	R/W	Reset Value
15:13	Reserved	System reserved	R	000
12:0	Dithering x-end/horizontal size	X-end/horizontal size for dithering.	R/W	0_0000_ 0000_0000

92 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

11.2.24.9 [0416h] Dithering Pixel Rectangular Y-End/Vertical Size Register

15	14	13	12	11	10	9	8	
Reserved			Dithering y-end/vertical Size					
7	6	5	4	3	2	1	0	
Dithering y-end/vertical size								

Bit	Name	Description	R/W	Reset Value
15:13	Reserved	System reserved	R	000
12:0	Dithering y-end/vertical size	Y-end/vertical size for dithering.	R/W	0_0000_
				0000_0000

11.2.24.10 [0420h] Dithering Buffer Start Address Register 0

15	14	13	12	11	10	9	8	
	Start address of dithering [15:8]							
7	6	5	4	3	2	1	0	
	Start address of dithering [7:0]							

Bit	Name	Description	R/W	Reset Value
15:0	Start address of dithering [15:0]	Start address [15:0] for dithering	R/W	0000_0000_
				0000_0000

11.2.24.11 [0422h] Dithering Buffer Start Address Register 1

15	14	13	12	11	10	9	8
						Start address	s of dithering
						[25	:24]
7	6	5	4	3	2	1	0
			Start address of	dithering [23:16]			

Bit	Name	Description	R/W	Reset Value
15:10	Reserved	System reserved	R	000
9:0	Start address of dithering [25:16]	Start address [25:16] for dithering	R/W	00_0000_0000

11.2.25 Instruction Parameter Configuration Register

11.2.25.1 [0800h] Instruction Parameter Write Port Register

15	14	13	12	11	10	9	8
Instruction Parameter Write Port							

93 / 95

Information in this document is providing solely to enable use of Avatar products. Avatar makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein. Avatar retains the right to make changes to this document at any time, without notice.



Document No.: DS-AVT6203A

Version: V1.1

7	6	5	4	3	2	1	0
			Instruction Para	meter Write Port			


Bit	Name	Description	R/W	Reset Value
15:0	Instruction Parameter Write Port	Instruction Parameter Write Port	W	0000_0000_
				0000_0000



Document No.: DS-AVT6203A

Version: V1.1

12 Mechanical Data



|aaa|C|

COMMON DIMENSIONS (UNITS OF MEASURE=MILLIMETER)

SYMBOL	MIN	NOM	MAX
Α	ı	ı	1.27
A1	0.16	0.21	0.26
A2	0.91	0.96	1.01
А3	0.65	0.70	0.75
b	0.25	0.30	0.35
D	11.90	12.00	12.10
E	11.90	12.00	12.10
D1	10.30	10.40	10.50
E1	10.30	10.40	10.50
е	0.75	0.80	0.85
aaa	C	0.08 BS	C

A2 A3 SEATING PLANE

SIDE VIEW

NOTES:

ALL DIMENSIONS REFER TO JEDEC STANDARD MO 275 GGAE-1.