

# <u>fitipower</u>

Table of Contents	
	Page
1. GENERAL DESCRIPTION	
2. FEATURES	
4. APPLICATION CIRCUIT	
5. APPLICATION POWER CIRCUIT	0
6. PIN DESCRIPTION	
6.1 Pin define	
6.2 I/O Pin Structure	12
6.3 Value of wiring resistance to each pin	12
6.2 I/O Pin Structure 6.3 Value of wiring resistance to each pin. 7. SPI COMMAND DESCRIPTION 7.1 "3-Wire" Serial Port Interface	13
7 1 "3-Wire" Serial Port Interface	13
7.1 "3-Wire" Serial Port Interface 7.2 "4-Wire" Serial Port Interface 8. SPI CONTROL REGISTERS: 8.1 Register Table 8.2 Register Description 8.2.1R00H (PSR): Panel setting Register 8.2.2 R01H (PWR): Power setting Register 8.2.3 R02H (POF): Power OFF Command 8.2.4 R03H (PFS): Power off Sequence Setting Register 8.2.5 R04H (PON): Power ON Command 8.2.6 R05H (PMES): Power ON Measure Command 8.2.7 R06H (BTST): Booster Soft Start Command 8.2.8 R07H (DSLP): Deep Sleep Command 8.2.9 R10H (DTM1): Data Start transmission 1 Register 8.2.10 R11H (DSP): Data Stort Command 8.2.11 R12H (DRF): Display Refresh Command 8.2.11 R12H (DRF): Display Refresh Command 8.2.12 R13H (DTM2); Data Start transmission 2 Register	14
8. SPI CONTROL REGISTERS:	15
8.1 Register Table	15
8.2 Register Description	19
8.2.1R00H (PSR): Panel setting Register	19
8.2.2 R01H (PWR): Power setting Register	21
8.2.3 R02H (POF): Power OFF Command	27
8.2.4 R03H (PFS): Power off Sequence Setting Register	28
8.2.5 R04H (PON): Power ON Command	29
8.2.6 R05H (PMES): Power ON Measure Command	30
8.2.7 R06H (BTST): Booster Soft Start Command.	31
8.2.8 R07H (DSLP): Deep Sleep Command	33
8.2.9 R10H (DTM1): Data Start transmission 1 Register	34
8.2.10 R11H (DSP): Data Stop Command	35
8.2.11 R12H (DRE): Display Refresh Command	36
8.2.12 R13H (DTM2); Data Start transmission 2 Register	37
8.2.13 R17H (AUTO): Auto Sequence 8.2.14 R18H (BIST), BIST mode Command	38
8.2.14 R(8H (BIST) BIST mode Command	39
8.2.15 R19H (BIST PS): Pattern Selection in BIST	41
8.2.16 R20H (LUTC): LUT for Voor	42
8.2.17 <b>R</b> 21H (LUTWW): W2W LUT	
8.2.18 R22H (LUTBW/LUTR): Black to White LUT or Red LUT Register	
8.2.19 R23H (LUTWB/LUTW): White to Black LUT or White LUT Register	
8.2.20 R24H (LUTBB/LUTB): Black to Black LUT or Black LUT Register	
8.2.21 R25H (GROUP Frame rate): Set LUT each group frame rate	47
8.2.22 R26H (SET_GROUP): Set LUT States	
8.2.23 R2AH (LUTOPT): LUT Option Register	
8.2.24 R30H (PLL): PLL Control Register	
8.2.25 R31H (PLL mode selection):	
8.2.26 R40H (TSC): Temperature Sensor Command	
8.2.27 R41H (TSE): Temperature Sensor Calibration Register	
8.2.28 R42H (TSW): Temperature Sensor Write Register	
8.2.29 R43H (TSR): Temperature Sensor Read Register	
8.2.30 R44H (PBC): Panel Glass Check Register	56
8.2.31 R50H (CDI): VCOM and DATA interval setting Register	5/
8.2.32 R51H (LPD): Lower Power Detection Register	
8.2.33 R60H (TCON): TCON setting	
8.2.34 R61H (TRES): Resolution setting	0∠
8.2.35 R65H (GSST): Gate/Source Start Setting Register	03
8.2.36 R68H (internal VOTP):	
8.2.38 R71H (FLG): Status register	
o.z.oo M III (I EO). Olalao logistei	00

8.2.39 R7FH(RRB):Read Reserved Bytes	
8.2.40 R80H (AMV): Auto Measure VCOM register	
8.2.41 R81H (VV): VCOM Value register	69
8.2.42 R82H (VDCS): VCOM_DC Setting Register	70
8.2.43 R90H (PTL): Partial Window Register	
8.2.44 R91H (PTIN): Partial In Register	
8.2.45 R92H (PTOUT): Partial Out Register	
8.2.46 R94H (CRCS): CRC Calculation in SRAM	
8.2.47 R95H (CRCO): CRC Calculation in OTP	
8.2.48 R96H (CRCR): CRC status read	
8.2.49 R97H (OTP key): Write OTP key	77
8.2.50 RA0H (PGM): Program Mode	78
8.2.49 R97H (OTP key): Write OTP key 8.2.50 RA0H (PGM): Program Mode 8.2.51 RA1H (APG): Active Program 8.2.52 RA2H (ROTP): Read OTP Data 8.2.53 RE0H (CCSET): Cascade Setting 8.2.54 RE1H (SET_OTP_BANK): Set OTP program bank 8.2.55 RE3H (PWS): Power Saving Register	79
8.2.52 RA2H (ROTP): Read OTP Data	80
8.2.53 RE0H (CCSET): Cascade Setting	81
8.2.54 RE1H (SET_OTP_BANK): Set OTP program bankbank	82
8.2.55 RE3H (PWS): Power Saving Register	83
8.2.55 RE3H (PWS): Power Saving Register	84
8.2.57 RE5H (TSSET): Force Temperature	85
8.3 Register Restriction.	
9. FUNCTION DESCRIPTION	87
9.1 Power On/Off and DSLP Sequence 9.2 OTP LUT Definition. 9.2.1 LUT Format in OTP.	87
9.2 OTP LUT Definition(())	90
9.2.1 LUT Format in OTP.	
	92
9.3 Data transmission waveform	93
9.5 Display refresh waveform  10. ELECTRICAL SPECIFICATIONS  10.1 Absolute Maximum Rating	95
10. ELECTRICAL SPECIFICATIONS	97
10.1 Absolute Maximum Rating	97
10.2 Digital DC Characteristic 10.3 Analog DC Characteristics	98
10.3 Analog DC Characteristics	99
10.4 AC Characteristics	100
11. CHIP OU MINE DIMENSIONS	
11.1 Circuit/Bump View	-
12. REVISION HISTORY	103
<i>y</i>	



## All-in-one driver with TCON for Color application

### 1. GENERAL DESCRIPTION

This driver is an all-in-one driver with timing controller for color application. The outputs have 1-bit white/black and 1-bit red resolution output per pixel. The timing controller provides control signals for the source driver and gate drivers.

The DC-DC controller allows to generate the source output voltage VSH/VSL (+/-6.4V~+/-15V). The chip also includes an output buffer for the supply of the common electrode (VCOMAC or VCOMDC). The system is configurable through a 3-wire/4-wire (SPI) serial.

## 2. FEATURES

- System-on-chip (SOC) for color application
- Timing controller support several all resolution
  - Normally, resolution 200x200
- Support source & gate driver function:
  - 200 Outputs source driver with 1-bit white/black & 1-bit/red per pixel:
    - Output dynamic range: VSH (+3.6~+157)& VSL (-3.6~15V) (programmable, black/white)

VSFR: +2.4~+V5V (programmable, red)

- Output deviation: 0.1V
- Left and Right shift capability


200 Output gate driver:


- Output dynamic range: VGH and VGL: +10~22V, -10V~-22V
- Up and Down shift capability
- Common electrode level
  - AC-VCOM and DC-VCOM
  - Support sensing function (6-bit digital status)
  - Support LUT
- Charge Pump: On-chip booster and regulator
- Built in Frame memory maximum: (200x 200 x 1 bit) x 2 SRAM
- Built in temperature sensor:
  - On-Chip: -25~0 °C & 30~50 °C ± 2.0°C, 0~30°C ± 1.0°C / 10-bit status
  - Off-Chip:  $-55\sim125^{\circ}$ C ± 2.0°C / 11-bit status ( $I^{2}$ C/LM75)
- Support LPD, Low Power detection (VDD< 2.2V~2.5V)</p>

- PLL : On-chip RC oscillator
- 3-wire/4-wire (SPI) serial interface for system configuration
- Digital supply voltage: 2.3~3.6V
- OTP: 6K-byte OTP for LUT
- Partial update
- Support cascade
- Package-COG
- Support HV(VGH/VSH/VSL/VSHR) power detection
- FPC connector check
- CRC check mechanism
- OTP content protection
- Support BIST (build-in self test)mode
- Internal VOTP
- Extra 16 bytes reserved for user
- Low voltage application





## 3. BLOCK DIAGRAM





## 4. APPLICATION CIRCUIT








## 5. APPLICATION POWER CIRCUIT

## 5.1 Power Generation





## **6. PIN DESCRIPTION**

## 6.1 Pin define

Pin Name	Pin Type	I/O Structure	Description
		Serial	Communication Interface
CSB	I	Type 5	Serial communication chip select.
SDA	I/O	Type 4	Serial communication data input.
SCL	1	Type 5	Serial communication clock input.
DC	-	Type 5	Serial communication Command/Data mout L: Command H: data (default) Connect to VDD if BS=High.
			Control Interface
RST_N	I	Type 2	Global reset pin, Low reset (normal pull high) When RST A become low, driver will reset. All register will reset to default value: all driver function will disable. SD output and VCOM will be released to floating.
BUSY_N	0	Type1	This pin indicates the driver status.  BUSY_N="0": Driver is busy, data/VCOM is transforming.  BUSY_M= "1": non-busy. Host side can send command/data to driver.
BS		Type 5	Input interface setting. Select 3 wire/ 4 wire SPI interface L: 4-wire IF H:3-wire IF(Default)
TSCL		Type1	2 clock for external temperature sensor
TSDA		Type 4	data for external temperature sensor
Mas		Type 5	Master/Slave selection for cascade mode Low: Slave High: Master In single-chip mode, MS should be connect to VDD Output Driver
S[199:0]	0	-	Source driver output signals.
G[199:0]	0	-	Gate driver output signals.
			Border
VBD[4:1]	0	-	Border output pins. It outputs black WF.
			VCOM GENERATOR
VCOM	0	Type 1	VCOM output. VCOM has follow four voltage state: 1. (-VCM_DC) v 2. (VSH-VCM_DC) 3. (VSL-VCM_DC) v. 4. Floating
			Power Circuit
GDR	0	-	This pin is N-MOS gate control.
RESE	Р	-	Current sense input for control loop.
FB	Р	- Tuna F	Keep open
VGH VGL	P P	Type 5	Positive gate voltage
VGL VSH	P P	Type 4 Type 1	Negative gate voltage.  Positive source voltage
2010/05/06	٢	турет	10 Pov. 0.01

## JD79653A


Pin Name	Pin Type	I/O Structure	Description
VSL	Р	Type 1	Negative source voltage.
VSHR	Р	Type 1	Positive source voltage for Red
			Power Supply
VDDP	Р	-	DCDC power input
VDD	Р	-	Digital/Analog power.
VSS	Р	-	Digital ground
VSSA	Р		Analog Ground
VDDIO	Р	-	IO voltage supply
VDD_18V	Р	-	1.8V voltage input &output
VOTP	Р	-	OTP program power (7.5V)
Reserved Pins			
TP [21:0]	I/O	-	Test pin
SyncD	I/O	Type 4	Cascade Data signal
SyncC	I/O	Type 4	Cascade Clock signal \\
Pckl	I	Type 3	Break panel check input. Leave open if it is not used.
PckO	0	Type 1	Break panel check output. Leave open if it is not used.
Dummy	0	Type 1	Leave open.

Note: I: Input, O: Output, P: Power, D: Dummy, S: Shorted line, M. Wark, PI: Power input, RO: Power output,

I/O: Input / Output. PS: Power Setting, C: Capacitor pin



6.2 I/O Pin Structure



6.3 Value of wiring resistance to each pin


Pin name	Wiring resistance $value(\Omega)$	Pin name	Wiring resistance $value(\Omega)$
VCOM \	5ohm	TSDA	100ohm
VGL	5ohm	TSCL	100ohm
VSHR	5ohm	BUSY_N	100ohm
VGH	5ohm	BS	100ohm
VSH	5ohm	RESE	5ohm
VOTP	5ohm	GDR	5ohm
VDD_18V	5ohm	SDA	100ohm
VSSA	5ohm	SCL	100ohm
VDDIO	5ohm	CSB	100ohm
VSS	5ohm	DC	100ohm
VDDP	5ohm	RST_N	100ohm
VDD	5ohm	SyncD	100ohm
VSL	5ohm	SyncC	100ohm
MS	100ohm	PCKI	100ohm
TP [21:0]	100ohm	PCKO	100ohm


### 7. SPI COMMAND DESCRIPTION

### 7.1 "3-Wire" Serial Port Interface

JD79653 use the 3-wire serial port as communication interface for all the function and command setting. 3-Wire communication can be bi-directional controlled by the "R/W" bit in address field. JD79653 3-Wire engine act as a "slave mode" for all the time, and will not issue any command to the 3-Wire bus itself.


Under read mode, 3-Wire engine will return the data during "Data phase". The returned data should be latched at the rising edge of SCL by external controller. Data in the "Hi-Z phase" will be ignored by 3-Wire engine during write operation, and should be ignored during read operation also. Quring read operation, external controller should float SDA pin under "Hi-Z phase" and "Data phase".







## 7.2 "4-Wire" Serial Port Interface





### 8. SPI CONTROL REGISTERS:

## 8.1 Register Table

Following table list all the SPI control registers and bit name definition for JD79653A. Refer to the next section for detail register function description.

۸ ddraa-	oomre en d						Bit					
Address	command	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
		W	0		0	0	0	0	0	0	0	00H
R00H	Panel setting (PSR)	W	1	RES[1]	RES[0]	REG_EN	BWR	UD	SHL	SHD_N	RST_N	0Fh
		W	1	-	-	-	VCMZ	TS_AUTO	VGATIEG	NORG	VC_LUTZ	09h
		W	0	0	0	0	0	0 🗸	\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\		1	01H
		W	1	-	-	-	-			VDS_EN	VDG_EN	0Ah
R01H	Power setting (PWR)	W	1			-	VCOM_HV	NGHY TATH	KGHL_V [0]	VGHL_LV [1]	VGHL_LV [0]	39h
KOTT	ower setting (FWIX)	W	1			VSH [5]	VSH[4]	V8H [3]	VSH [2]	VSH [1]	VSH [0]	39h
		W	1			VSL [5]	VSL [4]	VSL13	VSL [2]	VSL [1]	VSL [0]	26h
		W	1	OPTEN	VSHR [6]	VSHR [5]	VSHR [4]	VSHR [3]	<b>VSP</b> R [2]	VSHR [1]	VSHR [0]	06h
R02H	Power OFF(POF)	W	0	0	0	MIX	18/	0	100	1	0	02H
R03H	Power off Sequence	W	0	0	8	11811	0	78		. 1	1	03H
110311	Setting(PFS)	W	1	- (	$\gg \parallel$	/ T NOS_OFE	T_VDS_OFF [0]	T_VSAR_OF	T VSHR OF F(0)	-	-	00h
R04H	Power ON (PON)	W	0	0 ((	10	<i>J š</i>		(	1	0	0	04H
R05H	Power ON Measure (PMES)	W	%			0 ((	No		1	0	1	05H
		W	1/6/		0	$\gg k$		0	1	1	0	06H
		N W	111/	BT_PHA[7]	ВТ_РНА[6]	BT_PHA[5]	BT_PHA[4]	BT_PHA[3]	BT_PHA[2]	BT_PHA[1]	BT_PHA[0]	17h
R06H	Booster Soft Start	1 /w	11111	BT_PHB[7]	вт Рнв[6]	BT_PHB[5]	BT_PHB[4]	BT_PHB[3]	BT_PHB[2]	BT_PHB[1]	BT_PHB[0]	17h
KUOH	(BTST)	M	1/2			BT_PHC[5]	BT_PHC[4]	BT_PHC[3]	BT_PHC[2]	BT_PHC[1]	BT_PHC[0]	17h
	$\langle \rangle$	1	1	11180	1	0	0	1	0	1	A5h	
		) 🛚	1((	PHC	FT_PHC[2]	FT_PHC[1]	FT_PHC[0]	FT_PHB[3]	FT_PHB[2]	FT_PHB[1]	FT_PHB[0]	00h
R07H	Deep Sleep(DSLP)	w <	1/8//	)9	0	0	0	0	1	1	1	07H
10711		w		))	0	1	0	0	1	0	1	A5h
R10H	Data Start transmission1	W	110	0	0	0	1	0	0	0	0	10H
KIUH	(DTM1)	W	1	#	#	#	#	#	#	#	#	00H
DAALL	, ,	W	0	0	0	0	1	0	0	0	1	11H
R11H	Data Stop (DSP)	R	1	Data_flag	-	-	-	-	-	-	-	
R12H	Display Refresh (DRF)	W	0	0	0	0	1	0	0	1	0	12H
Diali	Data Start	W	0	0	0	0	1	0	0	1	1	13H
R13H	transmission 2(DTM2)	W	1	#	#	#	#	#	#	#	#	00h
	Auto sequence	W	0	0	0	0	1	0	1	1	1	17H
R17H	(AUTO)	W	1	Code[7]	Code[6]	Code[5]	Code[4]	Code[3]	Code[2]	Code[1]	Code[0]	A5h
		W	1	0	0	0	1	1	0	0	0	18H
R18H	BIST	W	1	0	0	0	0	0	0	0	0	00h
		W	1	0	0	0	0	0	0	0	0	00h
		W	1	0	0	0	1	1	0	0	1	19H
		W	1	0	0	0	0	0	0	0	0	00h
		W	1			W [7:3]						00h
R19H	R19H BIST_PS	W	1				L[7	7:0]				00h
		W	1			X1[7:3]			0	0	0	00h
		W	1				Y1[	7:0]				00h
			1			X2[7:3]			1	1	1	00h

	1100111										<del>, , , , , , , , , , , , , , , , , , , </del>	
	_	W	1				Y2[	7:0]				00h
	LUT for VCOM	W	0	0	0	1	0	0	0	0	0	20H
R20H	(LUT1)	W	1	#	#	#	#	#	#	#	#	00h
	White to White LUT	W	0	0	0	1	0	0	0	0	1	21H
R21H	(LUTWW)	W	1	#	#	#	#	#	#	#	#	00h
	Black to White LUT	W	0	0	0	1	0	0	0	1	0	22H
R22H	(LUTBW/LUTR)	W	1	#	#	#	#	#	#	#	#	00h
	White to Black LUT	W	0	0	0	1	0	0	0	1	1	23H
R23H	(LUTWB/LUTW)	W	1	#	#	#	#	#	#	#	#	00h
	Black to Black LUT	W	0	0	0	1	0	0	1	<b>^</b> 0	0	24H
R24H	(LUTBB/LUTB)	W	1	#	#	#	#	#	# (1)	<del>\</del> \\#	#	00h
	,	W	0	0	0	1	0	0	~\\\		1	25H
		W	1				Group1 M[2:0]		1/ //	Group1 N[2:0	l .	3ch
		W	1			Group2 M[2:0]			<del>       </del>	Group2 N[2:0		3ch
		W	1				Group3 M[2:0	X 11/2	7/ //	Group3 N[2:0		3ch
R25H	Group frame rate	W	1				Group4 M[2:0]	<del>\/ \\</del>	~	Group4 N[2:0		3ch
112011	Group mame rate	W	1				Group 5 M[2:0]	\\\//		Group5 N[2:0		3ch
		W	1				G)oupo M(2:0)	4	//	Group6 N[2:0		3ch
		W	1		,	<del>\ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</del>	Group7 M[2:0]	_	$\langle \langle \langle \rangle \rangle \rangle$	Group7 N[2:0		3ch
		W	1			1112711	Group8 M[2:0]	<u> </u>	<del>// \\ /</del>	Group8 N[2:0		3ch
	Cat LUT Ctatas	w	0	0 (	$\gg /\!\!/$	11/1/2 ~	8 - Siede - ME	1/6/	1	1	0	26H
R26H	Set LUT States (SET_GROUP)	w	1	0	97	<i>)</i>			0	0	0	00h
	(02/20/00/)	w	0_^			1 (		)) 0	1	0	1	2AH
		w	25	EOPT		7 /	1100	- · · · · ·	-	-	-	00h
R2AH	LUTC option	w	11/1/	2 60.10	(	$\gg \parallel$	STATE	XON[7:0]			_	00h
			<i>H</i> #	/ ·	$\sim$	$\forall n \rightarrow$	<del>//                                    </del>	(ON[15:8]				00h
		MILL		0	16		1	0	0	0	0	30H
R30H	PLL control (PLL)	(w)	1	$-\langle \langle \rangle \rangle$	11110	<del>)                                    </del>	M[2:0]	Ŭ	Ŭ	N[2:0]	Ů	3Ah
		W	00	110	)) 0	1	1	0	0	0	1	31H
R31H	PLL mode selection	W	71	1/2 //	0	0	0	0	0	0	PLL option	01h
		w \			1	0	0	0	0	0	0	40H
R40H	Temperature Sensor	R		D10/TS[9]	D9/TS[8]	D8/TS[7]	D7/TS[6]	D6/TS[5]	D5/TS[4]	D4/TS[3]	D3/TS[2]	
11.0	Command (TSC)	R	1	D2/TS[1]	D1/ TS[0]	D0	-	-	-	-	-	
	Temperature Sensor	W	0	0	1	0	0	0	0	0	1	41H
R41H	Calibration (TSE)	W	1	TSE	-	-	-	TO[3]	TO[2]	TO[1]	TO0]	00h
	, ,	w	0	0	1	0	0	0	0	1	0	42H
	Temperature Sensor	W	1	WATTR[7]	WATTR[6]	WATTR[5]	WATTR[4]	WATTR[3]	WATTR[2]	WATTR[1]	WATTR[0]	00h
R42H	Write (TSW)	W	1	WMSB[7]	WMSB[6]	WMSB[5]	WMSB[4]	WMSB[3]	WMSB[2]	WMSB[1]	WMSB[0]	00h
	,	W	1	WLSB[7]	WLSB[6]	WLSB[5]	WLSB[4]	WLSB[3]	WLSB[2]	WLSB[1]	WLSB[0]	00h
		W	0	0	1	0	0	0	0	1	1	43H
R43H	Temperature Sensor	R	1	RMSB[7]	RMSB[6]	RMSB[5]	RMSB[4]	RMSB[3]	RMSB[2]	RMSB[1]	RMSB[0]	
	Read (TSR)	R	1	RLSB[7]	RLSB[6]	RLSB[5]	RLSB[4]	RLSB[3]	RLSB[2]	RLSB[1]	RLSB[0]	
	Panel Glass Check	W	0	0	1	0	0	0	1	0	0	44H
R44H	(PBC)	R	1	-	-	_		-	-	<u> </u>	PSTA	-
	VCOM and DATA	w	0	0	1	0	1	0	0	0	0	50H
R50H	interval setting (CDI)	w	1	VBD[1]	VBD[0]	DDX[1]	DDX[0]	CDI[3]	CDI[2]	CDI[1]	CDI[0]	D7h
		w	0	0	1	0	1	0	0	0	1	51H
R51H	Lower Power Detection (LPD)	R	1	GHD	SHD	SLD	SHRD-	-	-	-	LPD	
	` '	w	0	0	1	1	0	0	0	0	0	60H
R60H	TCON setting (TCON)	W	1	S2G[3]	S2G[2]	S2G[1]-	S2G[0]	G2S[3]	G2S[2]	G2S[1]	G2S[0]	22h
R61H	Resolution	w	0	0	1	1	0	0	0	0	1	61H
ROTT	11630IUII0II		, ,		<u> </u>	<u> </u>		L		Ū	l '	0111

## JD79653A

				•								
	setting(TRES)	W	1	HRES(7)	HRES(6)	HRES(5)	HRES(4)	HRES(3)	-	-	-	00h
		W	1	-	-	-	-	-	-	-	VRES(8)	00h
		W	1	VRES(7)	VRES(6)	VRES(5)	VRES(4)	VRES(3)	VRES(2)	VRES(1)	VRES(0)	00h
		W	0	0	1	1	0	0	0	1	0	65H
R65H	Gate/Source Start	W	1	S_start (7)	S_start (6)	S_start (5)	S_start (4)	S_start (3)	-	-	-	00h
Коэп	Setting (GSST)	W	1				gscan				G_start [8]	00h
		W	1	G_start (7)	G_start (6)	G_start (6)	G_start (4)	G_start (3)	G_start (2)	G_start (1)	G_start (0)	00h
Dooli	Letono el MOTO	W	0	0	1	1	0	1	0	0	0	68H
R68H	Internal VOTP	W	1				Internal \	/OTP[7:0]				00h
		W	0	0	1	1	1	0	0	0	0	70H
DZOLI	DEVICION (DEV)	R	1	REV[7]	REV[6]	REV[5]	REV[4]	REV[3]	REV[2]	REV[1]	REV[0]	
R70H	REVISION (REV)	R	1	REV[15]	REV[14]	REV[13]	REV[12]	REV[11]	REVYOJ	REVIO91	REV[08]	
		R	1		Ven	dor ID	•	1/2	// CHAP	REV		
		W	0	0	1	1	1	2/8/	1 1/4 17	0	1	71H
R71H	Status register(FLG)	R	1	Con_fb	PTL_flag	I <sup>2</sup> C_ERR	I <sup>2</sup> C_ BUSYN	Date_Nag	PON	POF	BUSY_N	-
	Read Reserved	W	0	0	1	1	1	10	1	1	1	7FH
R7FH	Bytes  Auto Measure Vcom	R	1	#	#	#//	// <del> </del>	#	<b>/</b> #	#	#	
		W	0	1	0	To T	2/8/5	0	( o )	0	0	80 H
R80H	(AMV)	W	1	-		MANTAN	AMVT[0]	XON	AMIVS	AMV	AMVE	10h
		W	0	1	_ (0	111/9	0 0	1/2/		0	1	81H
R81H	Vcom Value (VV)	R	1	- ((	<i>&gt;!</i> /	VV[5]	VVIAT	\\v\(\mathbb{3}\)	VV[2]	VV[1]	VV[0]	
	Vcom_DC Setting		0		No.	0 /			0	1	0	82H
R82H	register(VDCS)	W	1/2	$\bigcirc$		VDCS[5]	VDQ3[4]	DCS[3]	VDCS[2]	VDCS[1]	VDCS[0]	00h
		W	116	1/1	0	- B	1)	0	0	0	0	90H
		w N	11/1/		/	T[7:3]		0	0	0	00h	00h
		II Mo	<i>HH H</i>		-	p[x:3]		1	1	1	00h	00h
		M		-(-)	$H \subset$		-	_	-	-	VRST[8]	00h
R90H	Partial Window (PTL)	(w)	1	$\overline{}$	$\mathcal{S}$	<u>)                                    </u>	VRS.	[ T[7:0]			***to*[o]	00h
		W	1(	1/	· · · · · · · · · · · · · · · · · · ·					VRED[8]	00h	
		W	11/1	- // //			VRFI	L D[7:0]			[6]	00h
		w			_	-	-	-	-	_	PT_SCA	00h
R91H	Partial In(PTIN)	w	1/3	1	0	0	1	0	0	0	1	91H
R92H	Partial Out(PTOUT)	w	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	1	0	0	1	0	0	1	0	92H
R94H	CRCS	w	0	1	0	0	1	0	1	0	0	94H
R95H	CRCO	w	0	1	0	0	1	0	1	0	1	95H
	550	W	0	1	0	0	1	0	1	1	0	96H
R96H	CRC status read	R	1		1	<u> </u>		1SB[7:0]	l		-	-
		R	1					.SB[7:0]				-
		W	0	1	0	0	1	0	1	1	1	97H
R97H	Write OTP key	W	1		1	1		ISB[7:0]	I			-
	o o rr koy	w	1					.SB[7:0]				-
RA0H	Program Mode(PGM)		0	1	0	1	0	0	0	0	0	A0H
	Active Program											
RA1H	(APG)	W	0	1	0	1	0	0	0	0	1	A1H
RA2H	Read OTP Data	W	0	1	0	1	0	0	0	1	0	A2H
	(ROTP)	R	1	#	#	#	#	#	#	#	#	
RE0H	CASCADE setting	W	0	1	1	1	0	0	0	0	0	E0H
TKEOIT	(CCSET)	W	1	-	-	-	-	-	-	TSFIX	CCEIN	00h
DE4L	Set OTP	W	0	1	1	1	0	0	0	0	1	E1H
RE1H	program bank (SET_OTP_BANK)	W	1	-	-	-	-	-	-	LUT_bank0	reg_bank0	03h
RE3H	Power saving	W	0	1	1	1	0	0	0	1	1	E3H
		·			•		•	•				

2019/05/06 17 Rev. 0.01

0

		W	1	VCOM_W [3]	VCOM_W [2]	VCOM_W [1]	VCOM_W [0]	SD_W[3]	SD_W[2]	SD_W[2]	SD_W[0]	00h
DE 411	RE4H LVD voltage Select	W	0	1	1	1	0	0	1	0	0	E4H
RE4H		W	1	-	-	-	-	-	-	LVD_SEL [1]	LVD_SEL [0]	03h
DEELL	5H Force Temperature	W	0	1	1	1	0	0	1	0	1	E5H
RE5H		W	1	TS_SET[7]	TS_SET[6]	TS_SET[5]	TS_SET[4]	TS_SET[3]	TS_SET[2]	TS_SET[1]	TS_SET[0]	00h





## 8.2 Register Description

R/W: 0:Write Cycle 1:Read Cycle

D/CX:0:Command/1:Data D7~D0:-:Don't Care

## 8.2.1R00H (PSR): Panel setting Register

R00H		Bit									
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
PSR	W	0	0	0	0	0	0	0	<b>1</b> 0	0	00H
1 <sup>st</sup> Parameter	W	1	RES[1]	RES[0]	REG_EN	BWR	UD	SHL	JSHD/N	RST_N	0Fh
2 <sup>nd</sup> Parameter	W	1	-	-	-	VCMZ	TS_AUTO	KGLTKEG	NORG	VC_LUTZ	09h

NOTE: "-" Don't care, can be set to VDD or GND level

Description	-The commar	nd defines as :	
	1 <sup>st</sup> paramete	er	
	Bit	Name	Description
			RSTN function
	0	RST_N	1: no effect. (default)
		K31_IV	): Booster OFF, Register data are set to their default values, and
			SEG/BG/VCOM;floating
			SHĎ_N function \
	1	M deal	0 : Booster OFF, register data are kept, and SEG/BG/VCOM are kept
		1/11.12.	floating
		)) 🗸 .	: Booster on (default)
			SHL function
705	1/1/2	SHK //	0: Shift left; First data=Sn→Sn-1 →→S2→Last data=S1.
	11 11 1		1: Shift right: First data=S1→S2 →→Sn-1→Last data=Sn. (default)
		11/11/0	UD function
	3	MD ,	0:Scan down; First line=Gn→Gn-1 →→G2→Last line=G1.
			1:Scan up; First line=G1→G2 →→Gn-1→Last line=Gn. (default)
			Color selection setting
	4	BWR	0: Pixel with B/W/Red. Run both LU1 and LU2. (default)
			1: Pixel with B/W. Run LU1 only
			LUT selection setting
	5	REG_EN	0 : Using LUT from OTP(default)
			1 : Using LUT from register
			Resolution setting
	7-6	RES[1,0]	11: Display resolution is 200x200
			Others: no define.

### Notes:

- 1. When SHD\_N become low, DCDC will turn off. Register and SRAM data will keep until VDD turn off. SD output and VCOM will base on previous condition and keep floating.
- 2. When RST\_N become low, driver will reset. All register will reset to default value. All of the driver's functions will disable. SD output and VCOM will base on previous condition and keep floating.

2<sup>nd</sup> parameter

	Bit	Name	Description
	0	VC_LUTZ	VCOM status function 0 : Display off, VCOM keep to power off 1 : Display off, VCOM is set to floating (default)
	1	NORG	VCOM status function 0 : No effect (default) 1 : Expect refreshing display, VCOM is tied to GND
	2	VGLTIEG	VGL power off status function 0 : Power off, VGL will be floating (default) 1 : Power off, VGL will be tied to GND
	3	TS_AUTO	Temperature sensing will be activated automatically one time  0 : Before enabling refresh, temperature sensing on  1 : Before enabling booster, temperature sensing on (default)
	4	VCMZ	VCOM status function 0 : No effect (default) 1 : VCOM is always floating
	Priority of VC	COM setting: \	VCMZ > NORG > VC_LUTZ
Restriction			



R01H						Bit					
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
PWR	W	0	0	0	0	0	0	0	0	1	01h
1 <sup>st</sup> Parameter	W	1	-	-	-	-	-	-	VDS_EN	VDG_EN	03h
2 <sup>nd</sup> Parameter	W	1		-	=	VCOM_HV	- VGHL_LV [3]	VGHL_LV [2]	VGHL_LV [1]	VGHL_LV [0]	0Ah
3 <sup>rd</sup> Parameter	W	1	-	-	VSH [5]	VSH [4]	VSH [3]	VSH [2]	VSH [1]	VSH [0]	39h
4 <sup>th</sup> Parameter	W	1	•	•	VSL [5]	VSL [4]	VSL [3]	VSL (2)	ASTAI	VSL [0]	39h
5 <sup>th</sup> Parameter	W	1	OPTEN	VSHR [6]	VSHR [5]	VSHR [4]	VSHR [3]	VSHR (2)	V9HR [1]	VSHR [0]	06h
NOTE: "-" Don't care, can be set to VDD or GND level											

Description	-The comman	d defines as :	
·			
	1st Paramete		
	Bit	Name	Description
	0	VDG EN	Gate power selection  0 :) External VDNS power from VGH/VGL pins. (VDNG_EN open)  1 : Internal DCDC function for generate VGH/VGL. (default)
	1	VOS EN	Source power selection.  0 : External source power from VSH/VSL/VSHR pins.  (Internal DC/DE function for generate VSH/VSL/VSHR (default)
	2nd Paramete		
	Bit	Name	Description
			VGHL_LV Voltage Level.  0000: VGH=10 v, VGL=-10v  0001: VGH=11 v, VGL=-11v  0010: VGH=12 v, VGL=-12v  0011: VGH=13 v, VGL=-13v  0100: VGH=14 v, VGL=-14v
	3-0	VGHL_LV	0101: VGH=15 v, VGL=-15v 0110: VGH=16 v, VGL=-16v 0111: VGH=17 v, VGL=-17v 1000: VGH=18 v, VGL=-18v 1001: VGH=19 v, VGL=-19v 1010: VGH=20 v, VGL=-20v 1011: VGH=21 v, VGL=-21v 1100: VGH=22 v, VGL=-22v
	4	VCOM_HV	VCOM Voltage Level 0: VCOMH=VSH+VCOMDC (default)

# <u>fitipower</u>

		itemai v	ОП	power se						
Bit	Name	Internal	/еш.	power selec		Des	cription			
						Ω1	\/altaga(\)(\)	\/CLUT	01	\/altaga(\/\
		VSH[5	:0]	Voltage(V)	VSH[5:	UJ	Voltage(V)	VSH[5:	υJ	Voltage(V)
		000000	00h	3.6	010110	16h	8	101100	2Ch	12.4
		000001	01h	3.8	010111	17h	8.2	101101	2Dh	12.6
		000010	02h	4	011000	18h	8.4	101110	2Eh	12.8
		000011	03h	4.2	011001	19h	8.6	101111	2Fh	13
		000100	04h	4.4	011010	1Ah	8.8	110000	30h	13.2
		000101	05h	4.6	011011	1Bh	9	110001	31h	13.4
		000110	06h	4.8	011100	1Ch	9.2	110010	32h	13.6
		000111	07h	5.0	011101	1Dh	9.4	110011	33h	13.8
		001000	08h	5.2	011110	1Eh	9.6	110100	34h	14
		001001	09h	5.4	011111	1Fh	9.8	110101	35h	14.2
5-0	VSH	001010	0Ah	5.6	100000	20h	10	110110	36h	14.4
		001011	0Bh	5.8	100001	21h	10.2	110111	37h	14.6
	2	001100	0Ch	6	100010	22h	10.4	111000	38h	14.8
	$  \hat{M} _{\mathcal{D}}$	001101	0Dh	6.2	100011	23h	10.6	111001	39h	15
(		001110	0Eh	6.4	100100	24h	10.8	others		15
		001111	0Fh	6.6	100101	25h	11			
		010000	10h	6.8	100110	26h	11.2			
$N/II_D$		010001	11h	7	100111	27h	11.4			
<b>&gt;</b>		010010	12h	7.2	101000	28h	11.6			
		010011	13h	7.4	101001	29h	11.8			
		010100	14h	7.6	101010	2Ah	12			
		010101	15h	7.8	101011	2Bh	12.2			

4th Parameter: Internal VSL power selection for B/W LUT.

	Pit Name Description													
Bit	Name					Desc	ription							
		Internal \	nternal VSL power selection.											
		VSL[5	VSL[5:0] Voltage(V) VSL[5:0] Voltage(V		Voltage(V)	) VSL[5:0]		Voltage(V)						
		000000	00h	-3.6	010110	16h	-8	101100	2Ch	-12.4				
		000001	01h	-3.8	010111	17h	-8.2	101101	2Dh	-12.6				
5-0	VSL	VSL	000010	02h	-4	011000	18h	-8.4	101110	2Eh	-12.8			
			000011	03h	-4.2	011001	19h	-8.6	101111	2Fh	-13			
		000100	04h	-4.4	011010	1Ah	-8.8	110000	30h	-13.2				
		000101	05h	-4.6	011011	1Bh	-9	110001	31h	-13.4				
		000110	06h	-4.8	011100	1Ch	-9.2	110010	32h	-13.6				

	<u>i cipo</u>											<u> </u>
				000111	07h	-5.0	011101	1Dh	-9.4	110011	33h	-13.8
001010				001000	08h	-5.2	011110	1Eh	-9.6	110100	34h	-14
001011				001001	09h	-5.4	011111	1Fh	-9.8	110101	35h	-14.2
001100				001010	0Ah	-5.6	100000	20h	-10	110110	36h	-14.4
Description				001011	0Bh	-5.8	100001	21h	-10.2	110111	37h	-14.6
001110   0Eh   -6.4   100100   24h   -10.8   others   -15				001100	0Ch	-6	100010	22h	-10.4	111000	38h	-14.8
001111   0Fh   -6.6   100101   25h   -11				001101	0Dh	-6.2	100011	23h	-10.6	111001	39h	-15
010000   10h   -6.8   100110   26h   -11.2				001110	0Eh	-6.4	100100	24h	-10.8	others		-15
010001   11h   -7   100111   27h   -11.4				001111	0Fh	-6.6	100101	25h	-11			
010010				010000	10h	-6.8	100110	26h	-11.2			
				010001	11h	-7	100111	27h	-11.4			
O10100				010010	12h	-7.2	101000	28h	-11.6			
Description   Sth Parameter:   Description   Sth Parameter:   Description   Sth Parameter:   Sth Parameter				010011	13h	-7.4	101001	29h	-11.8			
Sith Parameter:				010100	14h	-7.6	101010	2Ah	-12			
Name   Description   Name   Niterial V\$HR power selection.   VSHR[5:0]   Voltage(V)   VSHR[5:0]   VSHR   000001   02h   2.8   011000   18h   7.2   101101   2Dh   11.4   000011   03h   3.0   011001   19h   7.4   101111   2Fh   11.8   000101   05h   3.4   011011   18h   7.8   110001   31h   12.2   000110   05h   3.4   011011   18h   7.8   110001   31h   12.2   000111   07h   3.8   011101   1Dh   8.2   110011   33h   12.6   001011   07h   3.8   011101   1Dh   8.2   110011   33h   12.6   001001   09h   4.2   011111   1Fh   8.6   110101   35h   13   001010   0Ah   4.4   100000   20h   8.8   110110   36h   13.2   001011   08h   4.6   100001   21h   9   110111   37h   13.4   001100   0Ch   4.8   100010   22h   9.2   111000   38h   13.6   001101   0Dh   5   100011   23h   9.4   111001   38h   13.8   001110   0Eh   5.2   100100   24h   9.6   111010   3Ah   14   001111   0Fh   5.4   100101   25h   9.8   111011   38h   14.2   010000   10h   5.6   100110   26h   10   111101   3Ch   14.4   010000   11h   5.8   100111   27h   10.2   111101   3Dh   14.6   010001   11h   5.8   100111   27h   10.2   111101   3Dh   14.6   010001   11h   5.8   100111   27h   10.2   111101   3Dh   14.6   010001   010001   01001   010111   01011   01011				010101	15h	-7.8	101011	2Bh	-12.2			
Netrital VSHR power selection.   VSHR[5:0]   Voltage(V)   VSHR[5:0]   VSHR   V					((		) '	((	$\sim l l l$	1/2		
VSHR[5:0] Voltage(V) VSHR[5:0] Voltage(V) VSHR[5:0] Voltage(V)  000000 00h 2.4 010110 16h 6.8 101100 2Ch 11.2  000001 01h 2.6 010111 17h 7 101101 2Dh 11.4  000010 02h 2.8 011000 18h 7.2 101110 2Eh 11.6  000011 03h 3.0 011001 19h 7.4 101111 2Fh 11.8  000100 04h 3.2 011010 1Ah 7.6 110000 30h 12  000110 05h 3.4 011011 1Bh 7.8 110001 31h 12.2  000111 07h 3.8 011101 1Dh 8.2 110011 33h 12.6  001000 08h 4 011110 1Eh 8.4 110100 34h 12.8  001001 09h 4.2 011111 1Fh 8.6 110101 35h 13  001010 0Ah 4.4 100000 20h 8.8 110110 36h 13.2  001011 0Bh 4.6 100001 21h 9 110111 37h 13.4  001100 0Ch 4.8 100010 22h 9.2 111000 38h 13.6  001101 0Bh 5.2 100010 24h 9.6 111010 3Ah 14  001111 0Fh 5.4 100101 25h 9.8 111011 3Bh 14.2  010000 10h 5.6 100110 26h 10 111101 3Dh 14.6		Bit	Name	Internal	VEHR	nower sele		Des	cription			
000000   00h   2.4   010110   16h   6.8   101100   2Ch   11.2   000001   01h   2.6   010111   17h   7   101101   2Dh   11.4   000010   02h   2.8   011000   18h   7.2   101110   2Eh   11.6   000011   03h   3.0   011001   19h   7.4   101111   2Fh   11.8   000100   04h   3.2   011010   1Ah   7.6   110000   30h   12   000110   05h   3.4   011011   18h   7.8   110001   31h   12.2   000110   06h   3.6   011100   1Ch   8   110010   32h   12.4   000111   07h   3.8   011101   1Dh   8.2   110011   33h   12.6   001000   08h   4   011110   1Eh   8.4   110100   34h   12.8   001001   09h   4.2   011111   1Fh   8.6   110101   35h   13   001010   0Ah   4.4   100000   20h   8.8   110110   36h   13.2   001011   0Bh   4.6   100001   21h   9   110111   37h   13.4   001100   0Ch   4.8   100010   22h   9.2   111000   38h   13.6   001101   0Dh   5   100011   23h   9.4   111001   39h   13.8   001110   0Eh   5.2   100100   24h   9.6   111010   3Ah   14   001111   0Fh   5.4   100101   25h   9.8   111011   3Bh   14.2   010000   10h   5.6   100110   26h   10   111100   3Ch   14.4   010001   11h   5.8   100111   27h   10.2   111101   3Dh   14.6			200					5:01	Voltage(V)	VSHR[5	:01	Voltage(V)
000001 01h 2.6 010111 17h 7 101101 2Dh 11.4 000010 02h 2.8 011000 18h 7.2 101110 2Eh 11.6 000011 03h 3.0 011001 19h 7.4 101111 2Fh 11.8 000100 04h 3.2 011010 1Ah 7.6 110000 30h 12 000110 05h 3.4 011011 1Bh 7.8 110001 31h 12.2 000110 06h 3.6 011100 1Ch 8 110010 32h 12.4 000111 07h 3.8 011101 1Dh 8.2 110011 33h 12.6 001001 09h 4.2 011111 1Fh 8.6 110101 35h 13 001010 0Ah 4.4 100000 20h 8.8 110101 35h 13 001010 0Ah 4.4 100000 20h 8.8 110110 36h 13.2 001011 0Bh 4.6 100001 21h 9 110111 37h 13.4 001100 0Ch 4.8 100010 22h 9.2 111000 38h 13.6 001110 0Dh 5 100011 23h 9.4 111001 39h 13.8 001110 0Eh 5.2 100100 24h 9.6 111010 3Ah 14 001111 0Fh 5.4 100101 25h 9.8 111011 3Bh 14.2 010001 10h 5.6 100101 25h 9.8 111011 3Bh 14.2 010001 11h 5.8 100111 27h 10.2 111101 3Dh 14.6			$M_{D_{-}}$	<b>N</b>	1						_	
000010   02h   2.8   011000   18h   7.2   101110   2Eh   11.6   000011   03h   3.0   011001   19h   7.4   101111   2Fh   11.8   000100   04h   3.2   011010   1Ah   7.6   110000   30h   12   000110   05h   3.4   011011   1Bh   7.8   110001   31h   12.2   000110   06h   3.6   011100   1Ch   8   110010   32h   12.4   000111   07h   3.8   011101   1Dh   8.2   110011   33h   12.6   001000   08h   4   011110   1Eh   8.4   110100   34h   12.8   001001   09h   4.2   011111   1Fh   8.6   110101   35h   13   001010   0Ah   4.4   100000   20h   8.8   110110   36h   13.2   001011   0Bh   4.6   100001   21h   9   110111   37h   13.4   001100   0Ch   4.8   100010   22h   9.2   111000   38h   13.6   001101   0Dh   5   100011   23h   9.4   111001   39h   13.8   001110   0Eh   5.2   100100   24h   9.6   111010   3Ah   14   001111   0Fh   5.4   100101   25h   9.8   111011   3Bh   14.2   010000   10h   5.6   100110   26h   10   111100   3Ch   14.4   010001   11h   5.8   100111   27h   10.2   111101   3Dh   14.6				1	1							
5-0         VSHR         VSHR         000011 03h 3.0 011001 19h 7.4 101111 2Fh 11.8 10001 001 10h 7.6 110000 30h 12 1000110 05h 3.4 011011 18h 7.8 110001 31h 12.2 100111 07h 3.8 011101 1Dh 8.2 110011 33h 12.6 12.4 100111 07h 3.8 011101 1Dh 8.2 110011 33h 12.6 12.4 110010 08h 4 011110 1Eh 8.4 110100 34h 12.8 12.8 110010 09h 4.2 011111 1Fh 8.6 110101 35h 13 13 13.4 12.6 11011 09h 4.6 100001 20h 8.8 110110 36h 13.2 110011 08h 4.6 100001 21h 9 110111 37h 13.4 13.4 13.4 13.4 13.5 13.6 13.5 13.6 13.6 13.6 13.6 13.6 13.6 13.6 13.6		$\chi(O)$	V *	1								
VSHR	100											
5-0         VSHR         000101         05h         3.4         011011         1Bh         7.8         110001         31h         12.2           000110         06h         3.6         011100         1Ch         8         110010         32h         12.4           000111         07h         3.8         011101         1Dh         8.2         110011         33h         12.6           001001         08h         4         011110         1Eh         8.4         110100         34h         12.8           001001         09h         4.2         011111         1Fh         8.6         110101         35h         13           001010         0Ah         4.4         100000         20h         8.8         110110         36h         13.2           001011         0Bh         4.6         100001         21h         9         110111         37h         13.4           001100         0Ch         4.8         100010         22h         9.2         111000         38h         13.6           001101         0Eh         5.2         100100         24h         9.6         111010         3Ah         14           001111         0Fh<		1 0	A	1	1							
5-0         VSHR         O00110 06h 3.6 011100 1Ch 8 110010 32h 12.4           000111 07h 3.8 011101 1Dh 8.2 110011 33h 12.6           001000 08h 4 011110 1Eh 8.4 110100 34h 12.8           001001 09h 4.2 011111 1Fh 8.6 110101 35h 13           001010 0Ah 4.4 100000 20h 8.8 110110 36h 13.2           001011 0Bh 4.6 100001 21h 9 110111 37h 13.4           001100 0Ch 4.8 100010 22h 9.2 111000 38h 13.6           001101 0Dh 5 100011 23h 9.4 111001 39h 13.8           001110 0Eh 5.2 100100 24h 9.6 111010 3Ah 14           001111 0Fh 5.4 100101 25h 9.8 111011 3Bh 14.2           010000 10h 5.6 100110 26h 10 111100 3Ch 14.4           010001 11h 5.8 100111 27h 10.2 111101 3Dh 14.6				<b>├</b> ──	05h	3.4		1Bh	7.8	110001	31h	12.2
5-0         VSHR         000111         07h         3.8         011101         1Dh         8.2         110011         33h         12.6           001000         08h         4         011110         1Eh         8.4         110100         34h         12.8           001001         09h         4.2         011111         1Fh         8.6         110101         35h         13           001010         0Ah         4.4         100000         20h         8.8         110110         36h         13.2           001011         0Bh         4.6         100001         21h         9         110111         37h         13.4           001100         0Ch         4.8         100010         22h         9.2         111000         38h         13.6           001101         0Dh         5         100111         23h         9.4         111001         39h         13.8           001110         0Eh         5.2         100100         24h         9.6         111010         3Ah         14           001000         10h         5.6         100110         26h         10         111101         3Bh         14.2	•			-	1							
5-0 VSHR					1			1Dh				
001001         09h         4.2         011111         1Fh         8.6         110101         35h         13           001010         0Ah         4.4         100000         20h         8.8         110110         36h         13.2           001011         0Bh         4.6         100001         21h         9         110111         37h         13.4           001100         0Ch         4.8         100010         22h         9.2         111000         38h         13.6           001101         0Dh         5         100011         23h         9.4         111001         39h         13.8           001110         0Eh         5.2         100100         24h         9.6         111010         3Ah         14           001111         0Fh         5.4         100101         25h         9.8         111011         3Bh         14.2           010000         10h         5.6         100110         26h         10         111101         3Ch         14.4           010001         11h         5.8         100111         27h         10.2         111101         3Dh         14.6		5-0	VSHR		1							
001010         0Ah         4.4         100000         20h         8.8         110110         36h         13.2           001011         0Bh         4.6         100001         21h         9         110111         37h         13.4           001100         0Ch         4.8         100010         22h         9.2         111000         38h         13.6           001101         0Dh         5         100011         23h         9.4         111001         39h         13.8           001110         0Eh         5.2         100100         24h         9.6         111010         3Ah         14           001111         0Fh         5.4         100101         25h         9.8         111011         3Bh         14.2           010000         10h         5.6         100110         26h         10         111100         3Ch         14.4           010001         11h         5.8         100111         27h         10.2         111101         3Dh         14.6				001001	09h	4.2	011111	1Fh	8.6	110101	35h	13
001100       0Ch       4.8       100010       22h       9.2       111000       38h       13.6         001101       0Dh       5       100011       23h       9.4       111001       39h       13.8         001110       0Eh       5.2       100100       24h       9.6       111010       3Ah       14         001111       0Fh       5.4       100101       25h       9.8       111011       3Bh       14.2         010000       10h       5.6       100110       26h       10       111100       3Ch       14.4         010001       11h       5.8       100111       27h       10.2       111101       3Dh       14.6				001010	0Ah	4.4			8.8	110110	36h	13.2
001100       0Ch       4.8       100010       22h       9.2       111000       38h       13.6         001101       0Dh       5       100011       23h       9.4       111001       39h       13.8         001110       0Eh       5.2       100100       24h       9.6       111010       3Ah       14         001111       0Fh       5.4       100101       25h       9.8       111011       3Bh       14.2         010000       10h       5.6       100110       26h       10       111100       3Ch       14.4         010001       11h       5.8       100111       27h       10.2       111101       3Dh       14.6				001011	0Bh	4.6	100001	21h	9	110111	37h	13.4
001110     0Eh     5.2     100100     24h     9.6     111010     3Ah     14       001111     0Fh     5.4     100101     25h     9.8     111011     3Bh     14.2       010000     10h     5.6     100110     26h     10     111100     3Ch     14.4       010001     11h     5.8     100111     27h     10.2     111101     3Dh     14.6				001100	0Ch	4.8	100010	22h		111000	38h	13.6
001111     0Fh     5.4     100101     25h     9.8     111011     3Bh     14.2       010000     10h     5.6     100110     26h     10     111100     3Ch     14.4       010001     11h     5.8     100111     27h     10.2     111101     3Dh     14.6				001101	0Dh	5	100011	23h	9.4	111001	39h	13.8
010000 10h 5.6 100110 26h 10 111100 3Ch 14.4 010001 11h 5.8 100111 27h 10.2 111101 3Dh 14.6				001110	0Eh	5.2	100100	24h	9.6	111010	3Ah	14
010001 11h 5.8 100111 27h 10.2 111101 3Dh 14.6				001111	0Fh	5.4	100101	25h	9.8	111011	3Bh	14.2
				010000	10h	5.6	100110	26h	10	111100	3Ch	14.4
010010 12h 6 101000 28h 10.4 111110 3Eh 14.8				010001	11h	5.8	100111	27h	10.2	111101	3Dh	14.6
				010010	12h	6	101000	28h	10.4	111110	3Eh	14.8

010011   13h   6.2   101001   29h   10.6   111111   3Fh   15     010100   14h   6.4   101010   2Ah   10.8   others     010101   15h   6.6   101011   2Bh   11
010101   15h   6.6   101011   2Bh   11



OPTEN=1:enable step -0.1 voltage selection(2.4~15V)
Internal VSHR power selection for Red LUT.

	Bit	Name				De	scrip	otion			
			Internal V	SHR	power sele						
			VSHR[6	3:0]	Voltage(V)	VSHR[6	3:0]	Voltage(V)	VSHR[6	:0]	Voltage(V)
			0000000	00h	2.4	0011101	1Dh	5.3	0111010	3Ah	8.2
			0000001	01h	2.5	0011110	1Eh	5.4	0111011	3Bh	8.3
			0000010	02h	2.6	0011111	1Fh	5.5	0111100	3Ch	8.4
			0000011	03h	2.7	0100000	20h	5.6	0111101	3Dh	8.5
			0000100	04h	2.8	0100001	21h	5.7	0111110	3Eh	8.6
			0000101	05h	2.9	0100010	22h	5.8	0111111	3Fh	8.7
			0000110	06h	3	0100011	23h	5.9	1000000	40h	8.8
			0000111	07h	3.1	0100100	24h	6	1000001	41h	8.9
			0001000	08h	3.2	0100101	25h	6.1	1000010	42h	9
			0001001	09h	3.3	0100110	26h	6.2	1000011	43h	9.1
			0001010	0Ah	3.4	0100111	27h	6.3	1000100	44h	9.2
		~ <	0001011	0Bh	3.5	0101000	28h	6.4	1000101	45h	9.3
			0001100	0Ch	3.6	0101001	29h	6.5	1000110	46h	9.4
		III M	0001101	0Dh	3.7	0101010	2Ah	6.6	1000111	47h	9.5
		11/11/2	0001110	0Eh	3.8	0101011	2Bh	6.7	1001000	48h	9.6
<b>~</b>	(G-Q)	VSHR	0001111	0Fh	3.9	0101100	2Ch	6.8	1001001	49h	9.7
		\ (C	0010000	10h	4	0101101	2Dh	6.9	1001010	4Ah	9.8
	110		0010001	11h	4.1	0101110	2Eh	7	1001011	4Bh	9.9
		11/20	0010010	12h	4.2	0101111	2Fh	7.1	1001100	4Ch	10
//		V	0010011	13h	4.3	0110000	30h	7.2	1001101	4Dh	10.1
			0010100	14h	4.4	0110001	31h	7.3	1001110	4Eh	10.2
			0010101	15h	4.5	0110010	32h	7.4	1001111	4Fh	10.3
			0010110	16h	4.6	0110011	33h	7.5	1010000	50h	10.4
			0010111	17h	4.7	0110100	34h	7.6	1010001	51h	10.5
			0011000	18h	4.8	0110101	35h	7.7	1010010	52h	10.6
			0011001	19h	4.9	0110110	36h	7.8	1010011	53h	10.7
			0011010	1Ah	5	0110111	37h	7.9	1010100	54h	10.8
			0011011	1Bh	5.1	0111000	38h	8	1010101	55h	10.9
			0011100	1Ch	5.2	0111001	39h	8.1	1010110	56h	11
			1010111	57h		1100101	65h	1	1110011	73h	
			1011000	58h	11.2	1100110	66h	12.6	1110100	74h	14
			1011001	59h	11.3	1100111	67h	12.7	1110101	75h	14.1

ITTIPOVE							שט	7   3	7000	<u> </u>
	1011010	5Ah	11.4	1101000	68h	12.8	1110110	76h	14.2	
	1011011	5Bh	11.5	1101001	69h	12.9	1110111	77h	14.3	
	1011100	5Ch	11.6	1101010	6Ah	13	1111000	78h	14.4	
	1011101	5Dh	11.7	1101011	6Bh	13.1	1111001	79h	14.5	
	1011110	5Eh	11.8	1101100	6Ch	13.2	1111010	7Ah	14.6	
	1011111	5Fh	11.9	1101101	6Dh	13.3	1111011	7Bh	14.7	
	1100000	60h	12	1101110	6Eh	13.4	1111100	7Ch	14.8	
	1100001	61h	12.1	1101111	6Fh	13.5	1111101	7Dh	14.9	
	1100010	62h	12.2	1110000	70h	13.6	1111110	7Eh	15	
	1100011	63h	12.3	1110001	71h	13.7	others			
	1100100	64h	12.4	1110010	72h	13.8				
Note) Nestriction Restriction										



## 8.2.3 R02H (POF): Power OFF Command

R02H						Bit					
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
POF	W	0	0	0	0	0	0	0	1	0	02H

Description	-The command defines as :
	<ul> <li>After power off command, driver will power off base on power off sequence.</li> <li>After power off command, BUSY_N signal will drop from high to low. When finish the power off sequence, BUSY_N singal will rise from low to high.</li> <li>Power off command will turn off charge pump, T-con, source any entire driver, VCOM, temperature sensor, but register and SRAM data will keep until VDD off.</li> </ul>
	SD output and VCOM will base on previous condition. That have two conditions: 0v or floating.
Restriction	This command only active when BUSY N = "1".
Restriction	This command only active was 103 1 to - 1.



R03H		Bit											
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code		
PFS	W	0	0	0	0	0	0	0	1	1	03H		
1 <sup>st</sup> Parameter	W	1	-	-	T_VDS_OFF [1]	T_VDS_OFF [0]			-	-	00h		

Description	-The commar 1st Parameter:	nd defines as :	
	Bit	Name	Description
	5-4	T_VDS_OFF	00: 1 frame (default) 01: 2 frame 10: 3 frame 11: 4 frame
		(	
Restriction			



R04H		Bit									
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
PON	W	0	0	0	0	0	0	1	0	0	04H

NOTE: "-" Don't care, can be set to VDD or GND level

Description	-The command defines as :								
	<ul> <li>After power on command, driver will power on base on power on sequence.</li> <li>After power on command, BUSY_N signal will drop from high to low. When finishing the</li> </ul>								
	power on sequence, BUSY_N signal will rise from low to high								
Restriction	This command only active when BUSY_N = "1".								
. ^									



R05H		Bit									
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
PMES	W	0	0	0	0	0	0	1	0	1	05H

NOTE: "-" Don't care, can be set to VDD or GND level

Description	-The command defines as :								
	■ If user wants to read temperature sensor or detect low power in power of mode, user has to								
	send this command. After power on measure command, driver will switch on relevant								
	commend with Low Power detection (R51H) and temperature measurement (R40H).								
Restriction	This command only active when BUSY_N = "1".								
\ <u>``</u> \									



R06H		Bit									
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
BTST	W	0	0	0	0	0	0	1	1	0	06H
1 <sup>st</sup> Parameter	W	1	BT_PHA[7]	BT_PHA[6]	BT_PHA[5]	BT_PHA[4]	BT_PHA[3]	BT_PHA[2]	BT_PHA[1]	BT_PHA[0]	17h
2 <sup>nd</sup> Parameter	W	1	BT_PHB[7]	BT_PHB[6]	BT_PHB[5]	BT_PHB[4]	BT_PHB[3]	BT_PHB[2]	BT_PHB[1]	BT_PHB[0]	17h
3 <sup>rd</sup> Parameter	W	1	-	-	BT_PHC[5]	BT_PHC[4]	BT_PHC[3]	BT_PHC[2]	BT_PHC[1]	BT_PHC[0]	17h
NOTE: "-" Don't care, can be set to VDD or GND level											

a	rameter	W	1	-	-	BT_PHC[5]	BT_PHC[4]	BT_PHC[3]	BT_PHC[2]	BT_PHC[1]	BT_PHC[0]	17h
	NOTE: "-	" Don't	care, car	n be set t	o VDD or GND	level						
			-The co	mmand	define as foll	ows:			//		>	
			1st Parar						400	//// ~		
			Total Gran					20	/	110		
			Bit		Name			Description				
			2.0			000: perio			7/			
						001: perio 010: perio 011: perio	od 3					
			2-0	)		100: perio	20 5 J	112				
					Driving strength of phase A	111: perio	od 8 (default) ngth 1					
			5-3		phaseA	011: Stre	ngth 3 (defau	lt)				
						100: Street 101: Street 110: Street	ngth 6					
				/ ///		11.1: Strei	ngth 8					
					Soft start	01: 20mS	(uerauit)					
			7-6	pe	riod of phas	10. 30mS						
	Descrip	tion /	1 1/1		(A)	11: 40mS						
				ameter:								
	\	1)	Bit		Name			Description				
						000: perio						
						001: perio						
						011: perio						
			2-0	'		100: perio	od 5					
						101: perio						
					Driving	110: perio	od / od 8 (default)					
					strength of	000: Strei						
					phase B	000: Strei						
						010: Strei	ngth 3 (defau	lt)				
			5-3			011: Strer						
						100: Strei						
						101: Strei 110: Strei						
						111: Strei						
					Soft start	00: 10mS	(default)					
			7-6	ne	riod of phas	01: 20mS						
			'	Pe	B	10. 301113						
			1		_	11: 40mS						

	3rd Paramete	er:							
	Bit	Name	Description						
Description	2-0	-0  Minimum OFF time setting of GDR in phase C  O00: period 1 001: period 2 010: period 3 011: period 4 100: period 5 101: period 6 110: period 7 111: period 8 (default)							
	5-3	Driving strength of phase C	000: Strength 1 001: Strength 2 010: Strength 3 (default) 011: Strength 4 100: Strength 5 101: Strength 6 110: Strength 7 111: Strength 8						
Restriction	This comm	and only active wl	hen BUSY (N = "1".\						



## 8.2.8 R07H (DSLP): Deep Sleep Command

R07H		Bit									
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
DSLP	W	0	0	0	0	0	0	1	1	1	07H
1 <sup>st</sup> Parameter	W	1	1	0	1	0	0	1	0	1	A5h

Description	The command define as follows:
	After this command is transmitted, the chip would enter the deep sleep mode to save power.
	The deep sleep mode would return to standby by hardware reset
	The only one parameter is a check code, the command would be excited if check code = 0xA5.
Restriction	This command only active when BUSY_N="1".\\



## 8.2.9 R10H (DTM1): Data Start transmission 1 Register

R10H		Bit									
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
DTM1	W	0	0	0	0	1	0	0	0	0	10H
1 <sup>st</sup> Parameter	W	1	KPixel1	KPixel2	KPixel3	KPixel4	KPixel5	KPixel6	KPixel7	KPixel8	00h
2 <sup>nd</sup> Parameter	W	1									00h
	W	1							. 1		00h
M <sup>th</sup> Parameter	W	1	KPixel(n-7)	KPixel(n-6)	KPixel(n-5)	KPixel(n-4)	KPixel(n-3)	KPixel(n(2)	KPixel(n-1)	KPixel(n)	00h

Description	The command define as follows:									
	The register is indicates that user start to transmit data, then write to SRAM. While data									
	transmission complete, user must send command 11 h. Then chip will start to send									
	data/VCOM for panel.									
	In B/W mode, this command writes "OLD" data to SRAM									
	In B/W/Red mode, this command writes "B/W" data to SRAM.									
	In Program mode, this command writes "OTP" data to SRAM for programming.									
Restriction										
// //										



R11H	Bit										
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
DSP	V	0	0	0	0	1	0	0	0	1	11H
1 <sup>st</sup> Parameter	R	1	Data_flag	-	-	-	-	-	-	-	-

NOTE: "-" Don't care, can be set to VDD or GND level

Description	-The command defines as :  While finished the data transmitting, user must send this command to driver and read Data_flag information.  1st Parameter:							
	Bit	Name	Description					
	7		0: Driver didn't receive all the data 1: Driver has already received all of the one frame data.					
			ta Stop With commands and when data_flag=1, BUSY_N refreshing of panel starts.					
Restriction	This comman	d only actives whe	en BUSY_N = "1\"					



R12H		Bit									
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
DRF	W	0	0	0	0	1	0	0	1	0	12H

NOTE: "-" Don't care, can be set to VDD or GND level

Description	-The command defines as :
	■While users send this command, driver will refresh display (data/VCOM) base on SRAM data
	and LUT. After display refresh command, BUSY_N signal will become 'v'.
Restriction	This command only actives when BUSY_N = "1"
// //	



# 8.2.12 R13H (DTM2): Data Start transmission 2 Register

R13H						Bit					
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
DTM2	V	0	0	0	0	1	0	0	1	1	13H
1 <sup>st</sup> Parameter	V	1	KPixel1	KPixel2	KPixel3	KPixel4	KPixel5	KPixel6	KPixel7	KPixel8	00h
2 <sup>nd</sup> Parameter	W	1									00h
	W	1									00h
M <sup>th</sup> Parameter	W	1	KPixel(n-7)	KPixel(n-6)	KPixel(n-5)	KPixel(n-4)	KPixel(n-3)	KPixel(n(2)	KPixel/n-1	KPixel(n)	00h

Description	The command define as follows:
	The register is indicates that user start to transmit data, then write to SRAM. While data
	transmission complete, user must send command 11 h then chip will start to send
	data/VCOM for panel.
	In B/W mode, this command writes "NEW" data to SRAM.
	In B/W/Red mode, this command writes "RED" data to SRAM
Restriction	



8.2.13 R17H (AUTO): Auto Sequence

R17H		Bit									
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
Auto Sequence	W	0	0	0	0	1	0	1	1	1	17H
1 <sup>st</sup> Parameter	W	1	Code[7]	Code[6]	Code[5]	Code[4]	Code[3]	Code[2]	Code[1]	Code[0]	A5h

Description	The command can enable the internal sequence to execute several commands continuously. The successive execution can minimize idle time to avoid unnecessary power consumption and reduce the complexity of host's control procedure. The sequence contains several operations, including PON, DRF, POF, DSLP.
	AUTO $(0x17)$ + Code $(0xA5)$ = $(PON \rightarrow DRF \rightarrow POF)$ AUTO $(0x17)$ + Code $(0xA7)$ = $(PON \rightarrow DRF \rightarrow POF)$
	AUTO $(0x17) + Code(0xA7) = (PON \rightarrow DRF \rightarrow POF \rightarrow DSLP)$
Restriction	This command only actives when BUSY_N = "\" \" \" \" \" \" \" \" \" \" \" \" \"



# 8.2.14 R18H (BIST): BIST mode Command

R07H		Bit									
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
BIST	V	0	0	0	0	1	1	0	0	0	18H
1 <sup>st</sup> Parameter	V	1	1	0	1	0	0	1	0	1	A5h
2 <sup>nd</sup> Parameter	W	1	1	0	1	0	0	1	0	1	A5h

NOTE: "-" Don't care, can be set to VDD or GND level

# Description

-The command define as follows:

This command use only BWR mode.

• 1st Parameter: (BIST once)

This parameter is a check code.


After this parameter is transmitted, the chip would enter the BIST mode, and display build-in pattern which could be decided by user in R19H (BIST\_PS) command.

The command would be excited if check code = 0xA5.

While finished the BIST flow, the check code will be clean to 0x00

The flow as below:

PON-DTM-DSP-POFF



BIST pattern

• 2nd Parameter: (BIST auto run)


This parameter is a check code.

After this parameter is transmitted, the chip would enter the BIST mode, and display build-in pattern auto run.

The command would be excited if check code = 0xA5.

The BIST auto run flow will be stop when the check code =0x00.








# 8.2.15 R19H (BIST\_PS): Pattern Selection in BIST

R19H						Bit	i					
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code	
Auto Sequence	W	0	0	0	0	1	1	0	0	1	19H	
1 <sup>st</sup> Parameter	W	1	-	BSIT_PS[2:0]								
2 <sup>nd</sup> Parameter	W	1		W [7:3] -								
3 <sup>rd</sup> Parameter	W	1				L[7	7:0]				00h	
4 <sup>th</sup> Parameter	W	1			X1[7:3]			0	MA	0	00h	
5 <sup>th</sup> Parameter	W	1				Y1[	[7:0]			>	00h	
6 <sup>th</sup> Parameter	W	1			X2[7:3]		1		1	1	00h	
7 <sup>th</sup> Parameter	W	1				Y2[	7:01	1/2			00h	





R20H				Bit									
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code		
LUTC	W	0	0	0 0 1 0 0 0 0 0							20H		
1 <sup>st</sup> Parameter	W	1				Group repe	at times[7:0]				00h		
2 <sup>nd</sup> Parameter	W	1	level selec	selection1-1 [1:0] Frame Number1-1 [5:0]							00h		
3 <sup>rd</sup> Parameter	W	1	level selec	tion1-2 [1:0]			Frame Num	ber1-2 [5:0]			00h		
4 <sup>th</sup> Parameter	W	1	level selec	el selection2-1 [1:0] Frame Number2-1 [5:0]							00h		
5 <sup>th</sup> Parameter	W	1	level selec	vel selection2-2 [1:0] Frame Number2-2 [5:0]						00h			
6 <sup>th</sup> Parameter	W	1		State 1 repeat times[7:0]							00h		
7 <sup>th</sup> Parameter	W	1				State 2 repe	eat times[7:0]	100			00h		
8 <sup>th</sup> ~14 <sup>th</sup> Parameter	W	1				2 <sup>nd</sup> (	group	12/1			00h		
15 <sup>th</sup> ~21 <sup>th</sup> Parameter	W	1		3 <sup>rd</sup> group							00h		
	W	1		4th Thi group							00h		
50 <sup>th</sup> ~56 <sup>th</sup> Parameter	W	1				8th (	group		^		00h		

Description	-This command builds up VCOM Look-Up Table (LUT).
	This LUT includes 8 kinds of groups each group is of 7 bytes, as above.
	Each Group is divided to 2 states and "Group Repeat Number". Each state made up 2 phases.
	And each phase is combined with "Repeat Number", "Level selection", and "Frame Number".
	Byte 2: Group repeat times.
	Byte 3-6
	[D7:D6]: Level selection of each phase.
	[D5:D0]: Frame number of each phase (state1 & state 2)
	Bytes 7~8: state repeat times (state 1 & state 2)
	Bytes 2,9,16;23,30,\\: Group repeat times
	0000 0000b: No repeat
	0000 0001b~1111 1111b: 1~255 times
V	
	Bytes 3~6,10~13,17~20, 24~27, 31~ 34 Level Selection.
	[D7:D6]: Level Selection.
	00b:-VCM_DC
	01b:VSH-VCM_DC(VCOMH)
	10b:VSL -VCM_DC(VCOML)
	11b:Floating
	[D5:D0]: Number of frames (state1 & state 2)
	00 0000b~11 1111b: 0~63 times
	Bytes 7~8,14~15,21~22,28~29,35~36,: :repeat times (state1 & state 2)
	0000 0000b: No repeat
	0000 0001b~1111 1111b: 1~255 frames
	K DIAID O(DIAID L.) II O
	If BWR=0(BWR mode),all 8 groups are used.
	If BWR=1(BW mode),only 6 groups are used.
Restriction	
1762111011011	



R21H				Bit								
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code	
LUTWW	W	0	0	0 0 1 0 0 0 0 1						21H		
1 <sup>st</sup> Parameter	W	1				Group repe	at times[7:0]				00h	
2 <sup>nd</sup> Parameter	W	1	level selec	tion1-1 [1:0]			Frame Num	nber1-1 [5:0]			00h	
3 <sup>rd</sup> Parameter	W	1	level selec	selection1-2 [1:0] Frame Number1-2 [5:0]								
4 <sup>th</sup> Parameter	W	1	level selec	l selection2-1 [1:0] Frame Number2-1 [5:0]							00h	
5 <sup>th</sup> Parameter	W	1	level selec	rel selection2-2 [1:0] Frame Number2-2 [5:0]							00h	
6 <sup>th</sup> Parameter	W	1		State 1 repeat times[7:0]							00h	
7 <sup>th</sup> Parameter	W	1				State 2 repe	eat times[7:0]	70			00h	
8 <sup>th</sup> ~14 <sup>th</sup> Parameter	W	1				2 <sup>nd</sup> (	group	15/1			00h	
15 <sup>th</sup> ~21 <sup>th</sup> Parameter	W	1		3 <sup>rd</sup> group								
	W	1		4th 5th group								
36 <sup>th</sup> ~42 <sup>th</sup> Parameter	W	1		en group							00h	

Description	This command builds LUTWW for White to- White, This LUT includes 6 kinds of groups; each group is of 7 bytes, as above Each group is divided to 2 states and "Group Repeat Number". Each state made up 2 phases. And each phase is combined with "Repeat Number". "Level selection", and "Frame Number".  Byte 2:Group repeat times.  Byte 3-6:  [D7:D6]: Level selection of each phase.  [D5:D0]: Frame number of each phase (state1 & state 2)  Bytes 7-8: state repeat times (state1 & state 2)  Bytes 2,9,16,2338 Group repeat times  0000 0000b: No repeat  0000 0000b: No repeat  0000 0000b: No repeat times  Obic GND  01b: VSH  10b: VSL  11b: VSHR  [D5:D0]: Number of frames (state1 & state 2)  00 0000b-11 1111b: 0-63 times  Bytes 7-8,14-15,21-22,28-29,35-36,: repeat times (state1 & state 2)  0000 0000b: No repeat  0000 0000b: No
Restriction	



# fitipower 8.2.18 R22H (LUTBW/LUTR): Black to White LUT or Red LUT Register

R22H				Bit								
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code	
LUTBW/LUTR	W	0	0	0	1	0	0	0	1	0	22H	
1 <sup>st</sup> Parameter	W	1				Group repe	at times[7:0]				00h	
2 <sup>nd</sup> Parameter	W	1	level selec	tion1-1 [1:0]			Frame Num	ber1-1 [5:0]			00h	
3 <sup>rd</sup> Parameter	W	1	level selec	tion1-2 [1:0]			Frame Num	ber1-2 [5:0]			00h	
4 <sup>th</sup> Parameter	W	1	level selec	el selection2-1 [1:0] Frame Number2-1 [5:0]						00h		
5 <sup>th</sup> Parameter	W	1	level selec	vel selection2-2 [1:0] Frame Number2-2 [5:0]						00h		
6 <sup>th</sup> Parameter	W	1				State 1 repe	eat times[7:0]				00h	
7 <sup>th</sup> Parameter	W	1				State 2 repe	eat times[7:0]				00h	
8 <sup>th</sup> ~14 <sup>th</sup> Parameter	W	1				2 <sup>nd</sup> (	group		11 0		00h	
15 <sup>th</sup> ~21 <sup>th</sup> Parameter	W	1		3 <sup>rd</sup> group							00h	
	W	1		4th 2 ym group							00h	
50 <sup>tn</sup> ~56 <sup>tn</sup> Parameter	W	1				8th C	group		^		00h	

Description	This command builds, Look) up Table for LUTBW (LDTR, This LUT includes 8 kinds of groups; each group is of 7 bytes, as above.  Each Group is divided to 2 states and "Group Repeat Number". Each state made up 2 phases. And each phase is combined with "Repeat Number", "Level selection", and "Frame Number".  Byte 2 Group repeat times.  Byte 3 6.  [D7:D6]: Level selection of each phase.  [D5:D0] Frame number of each phase (state1 & state 2)  Bytes 7-8: state repeat times (state1 & state 2)  Bytes 2,9,16,23,30,: Group repeat times 0000 0000b: No repeat 0000 0000b: No repeat 0000 0001b-1111 1111b: 1-255 times  Bytes 3-6,10-13,17-20, 24-27, 31- 34 Level Selection.  [D7:D6]: Level Selection.  00b: GND  01b: VSH 10b: VSL 11b: VSHR  [D5:D0]: Number of frames (state1 & state 2) 00 0000b-11 1111b: 0-63 times  Bytes 7-8,14-15,21-22,28-29,35-36,: :repeat times (state1 & state 2) 0000 0000b: No repeat 0000 0000b: No repeat
	If BWR=0(BWR mode),all 8 groups are used. If BWR=1(BW mode),only 6 groups are used.
Restriction	



# **fitipower**8.2.19 R23H (LUTWB/LUTW): White to Black LUT or White LUT Register

R23H						Bit						
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code	
LUTWB/LUTW	W	0	0	0	1	0	0	0	1	1	23H	
1 <sup>st</sup> Parameter	W	1				Group repe	at times[7:0]				00h	
2 <sup>nd</sup> Parameter	W	1	level selec	tion1-1 [1:0]			Frame Num	ber1-1 [5:0]			00h	
3 <sup>rd</sup> Parameter	W	1	level selec	tion1-2 [1:0]			Frame Num	ber1-2 [5:0]			00h	
4 <sup>th</sup> Parameter	W	1	level selec	rel selection2-1 [1:0] Frame Number2-1 [5:0]							00h	
5 <sup>th</sup> Parameter	W	1	level selec	evel selection2-2 [1:0] Frame Number2-2 [5:0]							00h	
6 <sup>th</sup> Parameter	W	1				State 1 repe	eat times[7:0]				00h	
7 <sup>th</sup> Parameter	W	1				State 2 repe	eat times[7:0]				00h	
8 <sup>tn</sup> ~14 <sup>tn</sup> Parameter	W	1				2 <sup>nd</sup> (	group	15/1/1	11 0		00h	
15 <sup>th</sup> ~21 <sup>th</sup> Parameter	W	1				3 <sup>rd</sup> (	group	M o			00h	
	W	1		4th group								
50 <sup>tn</sup> ~56 <sup>tn</sup> Parameter	W	1				8th 9	group				00h	

Description	-This command builds Leok-up Table for LUTWB/LUTW This LUT includes 8 kinds of groups; each group is of 7 bytes, as above. Each Group is divided to 2 states and "Group Repeat Number". Each state made up 2 phases. And each phase is combined with "Repeat Number". Level selection", and "Frame Number". Byte 2 Group repeat times.  Byte 3-6:  [D7:D6]: Level selection of each phase.  [D5:D0]: Frame number of each phase (state1 & state 2)  Bytes 7-8: state repeat times (state1 & state 2)  Bytes 3-6,10~13,17~20, 24~27, 31~ 34 Level Selection.  [D7:D6]: Level Selection.  00b: GND  01b: VSH 10b: VSL 11b: VSHR  [D5:D0]: Number of frames (state1 & state 2)  000 0000b-11 1111b: 0~63 times  Bytes 7-8,14~15,21~22,28~29,35~36,: repeat times (state1 & state 2)  000 0000b: No repeat 0000 0001b~1111 1111b: 1~255 frames  If BWR=0(BWR mode),all 8 groups are used.  If BWR=0(BWR mode),all 8 groups are used.
Restriction	-



# 8.2.20 R24H (LUTBB/LUTB): Black to Black LUT or Black LUT Register

R24H						Bit					
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
LUTBB/LUTB	W	0	0	0	1	0	0	1	0	0	24H
1 <sup>st</sup> Parameter	W	1				Group repe	eat times[7:0]				00h
2 <sup>nd</sup> Parameter	W	1	level selec	tion1-1 [1:0]			Frame Num	nber1-1 [5:0]			00h
3 <sup>rd</sup> Parameter	W	1	level selec	tion1-2 [1:0]			Frame Num	nber1-2 [5:0]			00h
4 <sup>th</sup> Parameter	W	1	level selec	tion2-1 [1:0]			Frame Num	nber2-1 [5:0]			00h
5 <sup>th</sup> Parameter	W	1	level selec	vel selection2-2 [1:0] Frame Number2-2 [5:0]							00h
6 <sup>th</sup> Parameter	W	1				State 1 repe	eat times[7:0]				00h
7 <sup>th</sup> Parameter	W	1				State 2 repe	eat times[7:0]				00h
8 <sup>th</sup> ~14 <sup>th</sup> Parameter	W	1				2 <sup>nd</sup> (	group	15/1	11		00h
15 <sup>th</sup> ~21 <sup>th</sup> Parameter	W	1				3 <sup>rd</sup> (	group	Ma a			00h
	W	1		4th 27th group							
50 <sup>tn</sup> ~56 <sup>tn</sup> Parameter	W	1				<b>8</b> th (	group				00h

NOTE: "-" Don't care, can be set to VDD or GND level

	care, can be set to VDD or GND level
Description	- This command builds Look-up Yable for LUTBB/LUTB, This LUT includes 8 kinds of groups;
	each group is of 7 bytes, as above.
	Each Group is divided to 2 states and "Group Repeat Number". Each state made up 2 phases.
	And each phase is complined with "Repeat Number", "Level selection", and "Frame Number".
	Byte 2: Group repeat times.
	Byte 3-6:
	[DTD) Level selection of each phase.
	(State 2) (D5:D0]: Frame number of each phase (state 1 & state 2)
/?	Bytes 7~8: state repeat times (state1 & state 2)
	Bytes 2,9,16,23,30. Group repeat times
	0000 0000b: No repeat
	0000 0001b~1111 1111b: 1~255 times
//	0000 000 15 1111 11115. 1 200 tillio
	Bytes 3~6,10~13,17~20, 24~27, 31~ 34 Level Selection.
	[D7:D6]: Level Selection.
	00b: GND
	01b: VSH
	10b: VSL
	11b: VSHR
	[D5:D0]: Number of frames (state1 & state 2)
	00 0000b~11 1111b: 0~63 times
	00 00000~11 1111b. 0~03 lililes
	Bytes 7~8,14~15,21~22,28~29,35~36,: :repeat times (state1 & state 2)
	0000 0000b: No repeat
	0000 0000b: No repeat
	0000 000 DF 1111 1111D. 1-200 Hamos
	If BWR=0(BWR mode),all 8 groups are used.
	If BWR=1(BW mode),only 6 groups are used.
	The Print Mode, only o groupe are dood.
Restriction	
Nata All I I ITa	and in dependent of each other and earlights also light consists. If you of one time is different

Note: All LUTs are independent of each other and could be deal with separately. If waveform time is different for each LUT, IC would select longest LUT as refresh time and fill 0 (GND) to remaining refresh time for other LUT.



# **fitipower**8.2.21 R25H (GROUP Frame rate): Set LUT each group frame rate

R25H						Bit					
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
SET_GROUP	W	0	0	0	1	0	0	1	0	1	25H
1 <sup>st</sup> Parameter	W	1	-	-	G	Group1 M[2:	0]	G	Group1 N[2:	0]	3ch
2 <sup>nd</sup> Parameter	W	1			G	Froup2 M[2:	0]	G	Froup2 N[2:	0]	3ch
3 <sup>rd</sup> Parameter	W	1			G	Froup3 M[2:	0]	G	Froup3 N[2:	0]	3ch
4 <sup>th</sup> Parameter	W	1			C	Froup4 M[2:	0]	(	Reup4 N[2:	0]	3ch
5 <sup>th</sup> Parameter	W	1			C	Froup5 M[2:	0]		Froup5 M2:	0]	3ch
6 <sup>th</sup> Parameter	W	1			C	Froup6 M[2:	0]		Froup6 N[2:	0]	3ch
7 <sup>th</sup> Parameter	W	1			0	Froup7 M[2;	07		Group7 N[2:	0]	3ch
8 <sup>th</sup> Parameter	W	1			-	Froup8 M[2.	Ø/	//0	Froup8 N[2:	0]	3ch
					•		11/		<b>&gt;</b>		

Description	This	com	mar	nd is used to	o se	t LL	JT states	7)	1		X	//		
	The c		man	nd controls t	he L	-Uf	frequency.	Th	e Pl	_L structure mu	st su	ıppc	ort the following	frame
		М	N	Frame rate	M	7	Frame rate	М	M	Frame rate	М	N	Frame rate	
			1	29HZ		1	86HZ		1	150HZ		1	200HZ	
		(1	1	1444		2 <	43HZ	"	2	72HZ		2	100HZ	
		2//	3	10HZ	<	3	29HZ		3	48HZ		3	67HZ	
	? <i>\\\\</i>	(1	4	7HZ	3	/X/	21HZ	5	4	36HZ	7	4	50HZ	
		7/7	5	6HX	)	5	17HZ		5	29HZ		5	40HZ	
	7 "		6	STX Z	Z	6	14HZ		6	24HZ		6	33HZ	
			7	4HZ		7	12HZ		7	20HZ		7	29HZ	
			1	57HZ		1	114HZ		1	171HZ				
			2	29HZ		2	57HZ		2	86HZ				
			3	19HZ		3	38HZ		3	57HZ				
		2	4	14HZ	4	4	29HZ	6	4	43HZ				
			5	11HZ		5	23HZ		5	34HZ				
			6	10HZ		6	19HZ		6	29HZ				
			7	8HZ		7	16HZ		7	24HZ				
Restriction														



R26H		Bit											
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code		
SET_ GROUP	W	0	0	0	1	0	0	1	1	0	26H		
1 <sup>st</sup> Parameter	W	1	-	-	-	-	-	-	group_	sel[1:0]	00h		

Description	This command is used to set LUT states
	Function of group_sel [1:0] are shown below B/W/Red mode(BWR=0)  Value Group  00 8  01 7  10 6  11 5
	B/W mode (BWR=1)  Value Group  00 6  01 5  10 4  11 3
Restriction	



R2AH		Bit											
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code		
LUT Option	W	0	0	0	1	0	1	0	1	0	2AH		
1 <sup>st</sup> Parameter	W	1	EOPT	-	-	-	-	-	•	•	00h		
2 <sup>nd</sup> Parameter	W	1				STATE_	XON[7:0]				00h		
3 <sup>rd</sup> Parameter	W	1				STATE_X	XON[15:8]		^		00h		

Description	- This command sets XON and ending options of source output STATE_XON[15:0]:
	All Gate ON (Each bit controls one sub-state, STATE_XON [0] for state-1, STATE_XON [1] for state-2) 0000 0000 0000 0000b: no All-Gate-ON 0000 0000 0000 0001b: State1 All-Gate-ON 0000 0000 0000 0011b: State1 and State2 All-Gate-ON
	EOPT: Option for LUT ending
	1 <sub>st</sub> Parameter: Description
	EOPT (5: Normal (Default) 1: Source output level keep previous output before power off
Restriction	




R30H		Bit											
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code		
PLL	W	0	0	0	1	1	0	0	0	0	30H		
1 <sup>st</sup> Parameter	W	1	-	-		M[2:0]			N[2:0]		3Ch		

Description	-The o	com	mar	nd defines as	S:							_	
	The c	omı	man	nd controls t	:he [	PLL	clock frequ	enc	у. Т	he PLL structur	e n	ust	support the
	TOILOW	M		ne rates: Frame rate	М	N	Frame rate	М	N	Frame rate	M		Frame rate
			1	29HZ		1	86HZ		1	150HZ	1	1	200HZ
			2	14HZ		2	43HZ	<b>~</b>	R	72HZ		2	100HZ
			3	10HZ		3	29HZ		139	48HZ	>	3	67HZ
		1	4	7HZ	3	4	210HZ	\$	4	36HZ	<b>P</b>	4	50HZ
			5	6HZ		5	17HZ	2	5	29HZ	\ <u>\</u>	5	40HZ
			6	5HZ		(6	1417		6 (	24HZ		6	33HZ
			7	4HZ	))	X	<b>)</b> 12HZ	((	7	20HZ		7	29HZ
			1	()SXHZ		<b>∑</b> 1	114HZ		<del>)</del>	171HZ			
			18	\$9HZ		2	5 XHZ	$\lor$	2	86HZ			
	$\sim$	$\int_{\Omega}$	3	19HZ		3/	38HZ		3	57HZ			
		2	4	14HZ	*	4)	<b>√</b> 29HZ	6	4	43HZ			
	////	>	5	Q1HZ		\\\ <u>\</u> \$	23HZ		5	34HZ			
	\ <u>\</u>		6	1045		6	19HZ		6	29HZ			
remark	-Horiz	zent	7 al	8HZ		7	16HZ		7	24HZ			
ICIIIAIK			.ai							!			
	hsyn	C					H active		. I				
				<u> </u>					<b>→</b>	i I			
	de	_					180 cll	<u> </u>					
										<u> </u>			
	-Verti	cal											
	vsyn	c —		ı		<b>S</b> 7	<b>4:</b>			1		_	
						V ac	<u>uve</u>	<b>→</b>					
	de	_			$\Box$		[[						
	de						316 clk					_	
Restriction										<b>/</b>			



R30H		Bit									
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
PLL	W	0	0	0	1	1	0	0	0	0	30H
1 <sup>st</sup> Parameter	W	1	-	-	-	-	-	-	-	PLL option	01h

Description	-The command defines as:
	The command controls the R30H (PLL )& R25H (group frame rate) selection. If PLL option sets to 0, R25H (group frame rate) was decided. If PLL option sets to 1, R30H (PLL) was decided.
remark	
Restriction	



R40H						Bit					
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
TSC	W	0	0	1	0	0	0	0	0	0	40H
1 <sup>st</sup> Parameter	R	1	D10/TS[9]	D9/TS[8]	D8/TS[7]	D7/TS[6]	D6/TS[5]	D5/TS[4]	D4/TS[3]	D3/TS[2]	-
2nd Parameter	R	1	D2/TS[1]	D1/TS[0]	D0	-	-		-	-	-

Description	-The command def	ine as follo	DWS:		1		
	This command indi	cates the t	emperature value.		M		
			s command reads in	iternal te	mperature sensor v	alue.	
			s command reads ex				lue
	SPI TSC	,	TSC	ì	$\mathcal{C} \parallel \parallel \parallel_{\Omega_{\Omega}}$		
	command		parameters				
	CSB						
				/// ///	<b>/</b> /		
	scl —————————						
	SDA		TSC value	0.			
	BUSY_N		-	^ '			
	TS[9:2]/D[10:3]	T (°C)	TS[9:2]/D[10:3]	T (°C)	TS[9:2]/D[10:3]	T (°C)	
	11100111	-25	00000000	0	00011001	25	
	11101000	-24	0000000	1	00011001	26	
	11101001	-23	0000001	2	00011010	27	
	11101010	-22	00000010	3	00011011	28	
	11101011	-21	0000011	4	00011101	29	
	11101100	-20	00000101	5	00011110	30	
	11101101	-19	00000110	6	00011111	31	
	11101110	-18	00000111	7	00100000	32	
	11101111	-17	00001000	8	00100001	33	
	11110000	-16	00001001	9	00100010	34	
	11110001	-15	00001010	10	00100011	35	
	11110010	-14	00001011	11	00100100	36	
· ·	11110011	-13	00001100	12	00100101	37	
	11110100	-12	00001101	13	00100110	38	
	11110101	-11	00001110	14	00100111	39	
	11110110	-10	00001111	15	00101000	40	
	11110111	-9	00010000	16	00101001	41	
	11111000	-8	00010001	17	00101010	42	
	11111001	-7	00010010	18	00101011	43	
	11111010	-6	00010011	19	00101100	44	
	11111011	-5	00010100	20	00101101	45	
	11111100	-4	00010101	21	00101110	46	
	11111101	-3	00010110	22	00101111	47	
	11111110	-2	00010111	23	00110000	48	
	11111111	-1	00011000	24	00110001	49	
	TOKA	T (00)					
	TS[1:0]	T (°C)					
	00	+0					
	01	+0.25					
	10	+0.5					
Doots! =4! = #			on DUCV N = "4"				
Restriction	This command only	actives wh	en BUSY_N = "1".				



R41H		Bit									
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
TSE	W	0	0	1	0	0	0	0	0	1	41H
1 <sup>st</sup> Parameter	W	1	TSE	-	TO[5]	TO[4]	TO[3]	TO[2]	TO[1]	TO[0]	00h

Description	-The command defines as: This command indicates the driver IC temperature sensor enable and calibration function.
	Reserve one temperature offset TO[3:0] for calibration  1. TO[3]: mean '+' or '-' , while 0 is '+' ; 1 is '-'  2. TO[2:0]: mean temperature offset value
	Bit Description
	Bit   Description
Restriction	This command only actives after R04H(PON) or R05H(PMES)




R42H						Bit					
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
TSW	W	0	0	1	0	0	0	0	1	0	42H
1 <sup>st</sup> Parameter	W	1	WATTR[7]	WATTR[6]	WATTR[5]	WATTR[4]	WATTR[3]	WATTR[2]	WATTR[1]	WATTR[0]	00h
2 <sup>nd</sup> Parameter	W	1	WMSB[7]	WMSB[6]	WMSB[5]	WMSB[4]	WMSB[3]	WMSB[2]	WMSB[1]	WMSB[0]	00h
3 <sup>rd</sup> Parameter	W	1	WLSB[7]	WLSB[6]	WLSB[5]	WLSB[4]	WLSB[3]	WLSB[2]	WLSB[1]	WLSB[0]	00h

Description	-The command defines as:									
	This command writes the temperature.									
	1 <sup>st</sup> Parameter:									
	i Farameter.									
	Bit temperature									
	2-0 Pointer setting									
	5-3 User-defined address bits (A2-A1-A9)  7-6 I2C Write Byte Number									
	00: 1 byte (head byte only)									
	01: 2 bytes (head byte,+ pointe)									
	10: 3 bytes (head byte + pointer + 1st parameter) 11: 4 bytes (head byte + pointer + 1st parameter)									
	11.4 byes (1969 b)to 1 peritor 1 13t parameter)									
	2 <sup>nd</sup> Parameter,									
	Bit temperature									
	7-0 MSByte of write-data to external temperature sensor									
	3 <sup>nd</sup> Rarameter:									
	Bit temperature									
	7-0\ LSByte of write-data to external temperature sensor									
Restriction	This command only actives after R04H(PON) or R05H(PMES)									
Restriction	THIS COMMINATION OF ACTIVES AFTER ROSHIT FOR OF THE STATE									



# 8.2.29 R43H (TSR): Temperature Sensor Read Register

R43H		Bit										
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code	
TSC	V	0	0	1	0	0	0	0	1	1	43H	
1 <sup>st</sup> Parameter	R	1	RMSB[7]	RMSB[6]	RMSB[5]	RMSB[4]	RMSB[3]	RMSB[2]	RMSB[1]	RMSB[0]	-	
2 <sup>nd</sup> Parameter	R	1	RLSB[7]	RLSB[6]	RLSB[5]	RLSB[4]	RLSB[3]	RLSB[2]	RLSB[1]	RLSB[0]	-	





# 8.2.30 R44H (PBC): Panel Glass Check Register


R44H		Bit									
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
PBC	W	0	0	1	0	0	0	1	0	0	44H
1 <sup>st</sup> Parameter	R	1	-	-	-	-	-	-		PSTA	-

Description	- This comma	and is used to e	enable panel check, and to disable after reading result.
	Bit	Name	Description
	0	PSTA	0 : Panel check fail (panel broken) 1 : Panel check pass
Restriction	This comman	d only actives w	hen BUSY_N = "1".



# 8.2.31 R50H (CDI): VCOM and DATA interval setting Register

R50H		Bit									
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
CDI	W	0	0	1	0	1	0	0	0	0	50H
1 <sup>st</sup> Parameter	W	1	VBD[1]	VBD[0]	DDX[1]	DDX[0]	CDI[3]	CDI[2]	CDI[1]	CDI[0]	D7h



Bit 4	Bit7-6	description
DDX[0]	VBD[1:0]	LUT
0	00	Floating
	01	LUTBW (1->0)
	10	LUTWB (0->1)
	11	Floating
1 (default)	00	Floating
	01	LUTWB (0->1)
	10	LUTBW (1->0)
	11	Floating

Border output voltage level: The level selection is based on mapping LUT data. Level Selection:

00b: VCOM 01b: VSH 10b: VSL 11b: VSHR

**DDX[1:0]:** Data polarity

1. DDX[1] for RED data, DDX[0] for BW data in the B/W/Red mode

2. DDX[0] for B/W mode

# B/W/Red mode(BWR=0)

DDX[1] is for RED data DDX[0] is for BW data

	Bit 5-4	Description	
	DDX[1:0]	Data (Red/B/W)	LUT
Ś	00	00	LUTW
/		01	LUTB
\		10	LUTR
		11	LUTR
	01 (default)	00	LUTB
		01	LUTW
		10	LUTR
		11	LUTR
	10	00	LUTR
		01	LUTR
		10	LUTW
		11	LUTB
	11	00	LUTR
		01	LUTR
		10	LUTB
		11	LUTW

fitipower


JD79653A

JOWEI		JD79033A
B/W mode (BWR=1)		-
DDX[1]=0 is for BW mode	with NEW/OLD	
Bit 5-4	Description	
DDX[1:0]	Data (B/W)	LUT
	00	LUTWW (0->0)
00	01	LUTBW(1->0)
	10	LUTWB(0->1)
	11	LUTBB(1->1)
	00	LUTBB(0->0)
01 (default)	01	LUTWB(1->0)
(derault)	10	LUTBW(0->1)
	11	LUTWW(1->1)
DDX[1:0]	Data (B/W)	LUT
10	0	LUTBW(1->0)
10	1	LUTWB(0->1)
11	0	LUTWB(0->1)
	1	LUTBW(1->0)



# 8.2.32 R51H (LPD): Lower Power Detection Register

R51H		Bit											
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code		
LPD	W	0	0	1	0	1	0	0	0	1	51H		
1 <sup>st</sup> Parameter	R	1	GHD	SHD	SLD	SHRD -	-	-	-	LPD			






8.2.33 R60H (TCON): TCON setting

R60H		Bit												
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code			
TCON	W	0	0	1	1	0	0	0	0	0	60H			
1 <sup>st</sup> Parameter	W	1	S2G[3]	S2G[2]	S2G[1]-	S2G[0]	G2S[3]	G2S[2]	G2S[1]	G2S[0]	22h			

NOTE: "-" Don't care, can be set to VDD or GND level





R61H		Bit										
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code	
TRES	W	0	0	1	1	0	0	0	0	1	61H	
1 <sup>st</sup> Parameter	W	1	HRES[7]	HRES[6]	HRES[5]	HRES[4]	HRES[3]	-	-	-	00h	
2 <sup>nd</sup> Parameter	W	1		Reserved byte								
3 <sup>th</sup> Parameter	W	1	VRES[7]	VRES[6]	VRES[5]	VRES[4]	VRES[3]	VRES[2]	VRES[1]	VRES[0]	00h	

Description	-The command define as follows:
	When using register:
	Horizontal display resolution(source) = HRES
	Vertical display resolution(gate) = VRES
	Channel disable calculation:
	GD : First G active = G0; LAST active QD=first active +VRE9[8:0] -1
	SD : First active channel: =S0 ; LAST active SD= first active +ARES[7:3]*8-1
	SD . First active channel. =50 , LASV active 5D= ilist active 4715E5[7.5] 6-1
	EX :128X272
	GD: First G active = G0
	LAST active GD=0+272-1= 271; (G271)
	SD : First active channel =S0
	LAST active SD=0+16*8-1=127; (S127)
Restriction	



# 8.2.35 R65H (GSST): Gate/Source Start Setting Register

R65H		Bit											
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code		
GSST	W	0	0	1	1	0	0	1	0	1	65H		
1 <sup>st</sup> Parameter	W	1	S_start[7]	S_start[6]	S_start[5]	S_start[4]	S_start[3]				00h		
2 <sup>nd</sup> Parameter	W	1	-	-	-	gscan	-	-	-	-	00h		
3 <sup>rd</sup> Parameter	W	1	G_start[7]	G_start[6]	G_start[6]	G_start[4]	G_start[3]	G_start[2]	G_start[1]	G_start[0]	00h		

Description	-The command define as follows:
	1.S_Start [8:3] describe which source output line is the first date line 2.G_Start[8:0] describe which gate line is the first scan line
	3. gscan :Gate scan select  0: Normal scan  1: Cascade type 2 scan
Restriction	S_Start should be the multiple of 8



R68H		Bit										
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code	
REV	W	0	0	1	1	0	1	0	0	0	68H	
1 <sup>st</sup> Parameter	W	1		Internal VOTP[7:0]								

Description	-The command defines as: - The command can selective external/external VOTP								
	Cmd.(0x68) + Parameter(0x00) : External VOTP (default) Cmd.(0x68) + Parameter(0xA7) : Internal VOTP								
Restriction									



R70H						Bit					
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
REV	W	0	0	1	1	1	0	0	0	0	70H
1 <sup>st</sup> Parameter	R	1	REV[7]	REV[6]	REV[5]	REV[4]	REV[3]	REV[2]	REV[1]	REV[0]	FFh
2 <sup>nd</sup> Parameter	R	1	REV[15]	REV[14]	REV[13]	REV[12]	REV[11]	REV[10]	REV[9]	REV[8]	FFh
3 <sup>rd</sup> Parameter	R	1		Vend	lor ID		CHIP_REV				-

Description	-The commar	nd defines as:
	The LUT_RE	EV is read from:
	OTP Bank	0 address =0xB4C~0xB4D
	OTP Bank	1 address =0x174C~0x174D
	3rd Parameter	
	Bit	Description
	3-0	CHIP_REV
	7-4	Vendor 1D:
Restriction		
/.		



R71H		Bit												
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code			
FLG	W	0	0	1	1	1	0	0	0	1	71H			
1 <sup>st</sup> Parameter	R	1	Con_fb	PTL_flag	I <sup>2</sup> C_ERR	II <sup>2</sup> C_ BUSYN	Data_flag	PON	POF	BUSY_N	-			

Description	-The comma	and defines as:
		and indicates the IC status. Host can read this data to understand the IC status.
	1st Paramete	er:
	Bit	Function
	7	Connector status feedback (high: connection failed),
	,	use DEBUG[5] & DEBUG[7]
	6	Partial display status (high: partial mode)
	5	I2C master error status
	4	I2C master busy status (low active)
	3	Driver has already received one frame data
	2	PON
		0: Not in PON mode
		1: In PON mode
	1	POF(\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
		0:Not in POF mode (default)
		1: In ROF mode (C)
	0 ((	Driver busy status(low active)
	> ////>	
Restriction		nd this command in any time. It doesn't have restriction of BUSY_N.
	The DEBUG	G[5] & DEBUG[7] is connector detect pin
	•	



# 8.2.39 R7FH(RRB):Read Reserved Bytes

R71H						Bit							
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code		
RBU	W	0	0	0 1 1 1 1 1 1 1									
1 <sup>st</sup> Parameter	R	1		User reserved byte0									
2 <sup>nd</sup> Parameter	R	1		User reserved byte1									
3 <sup>rd</sup> ~15 <sup>th</sup> Parameter				User reserved byte2~14									
16 <sup>th</sup> Parameter	R	1		User reserved byte15									

Description	-The command defines as:
	OTP reserved 16 bytes space which user could record more information such as lot number, LUT versionetc. And the address is 0xB80~0xB8F in bank 0 and 0x1780 ~0x178F in bank1
	This command could read these information directly.
Restriction	



R80H		Bit												
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code			
AMV	W	0	1	0	0	0	0	0	0	0	80H			
1 <sup>st</sup> Parameter	W	1	-	-	AMVT[1]	AMVT[0]	XON	AMVS	AMV	AMVE	10h			

	NOTE: "-"	Don't	care, car	be set to	DD or GN	D level		I		1	-11	ш			
	Description			mand defi											
	2000p		his com	mand indic	ates the IC	Status Ho	ost can rea	d this data	to understa	and the IC	status				
		'	1110 00111	mana mare		otatao. Tit	oc oan roa	a triio data	to anaorott		otatao.				
										$\alpha \parallel$					
		1	Daram	t Parameter:											
		'	straiaiii												
		lг	D:t	Functi					1, 11	$\mathcal{H}$					
		1	Bit	Bit Function  O AMVE: Auto Measure Vcom Setting											
			U			re vcom Set COM disable			11/41 "	•					
							(uerauit)								
			1: Auto measure VCOM enable  1 AMV: Analog signal												
			0:Get Vcom value from R81h(default)												
				1:Get V	com value ir	n analog sign	al \\\\			<b>\</b>					
			2	AMVS:	setting for S	ource output	// XIMAJO	· •	<<						
							Measure VC								
		1	0				uto Measure	VCOM perio	6/1/						
			3			Gate ON of A	Nyiy te Measure V	CoMparion	(default)						
							sure VCOM p		L(derault)						
			5-4			VCOM detec									
			•	00: 33				$\bigcirc$ )							
				07,55	(default)	_ ((		<u>.                                      </u>							
		L	175.1051												
			$\langle \langle \rangle \rangle$	( )) 0	<b>(</b> (	M/M	"								
ļ	<b>D</b> (1.1.1			$\smile$	- (15)	) - h 181	N.								
Ĺ	Restriction	8/(I	nis com	mand only	actives wr	ièn BUSY_	N = "1".								



R81H		Bit												
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code			
VV	W	0	1	0	0	0	0	0	0	1	81H			
1 <sup>st</sup> Parameter	R	1	-	-	VV[5]	VV[4]	VV[3]	VV[2]	VV[1]	VV[0]				

Description	-The commar This commar				√ value	!				•	^	
	1 <sub>st</sub> Paramete		<b>3</b>						<i>ک</i> ر			
	Bit	Functio	n						<i>_\</i> //	<i>-      </i>	<del>)</del>	
	5-0	Vcom va	alue						M	11 11	1	
		VCOM[	5:0]	Voltage(V)	VCOM[	5:0]	Voltage(V)	VCOM	[5:0]	Voltage(V)		
		000000	00h	-0.1	010100	14h	-1.1	101000	28h	-2.1		
		000001	01h	-0.15	010101	15h	-1.15	101001	29h	-2.15		
		000010	02h	-0.2	010110	16h	-1.2	101010	2Ah	-2.2		
		000011	03h	-0.25	010111	17h	-1.25	101011	2Bh	-2.25		
		000100	04h	-0.3	011000	18h	-1.3	101100	2Ch	-2.3		
		000101	05h	-0.35	011001	19h	-1.35	101101	2Dh	-2.35		
		000110	06h	-0.4	011010	1Ah	-1.4	101110	2Eh	-2.4		
		000111	07h	-0.45	011011	1Bh	-1.45	101111	2Fh	-2.45		
		001000	08h	-0.5	011100	1Ch	-1.5	110000	30h	-2.5		
		001001	09h	-0.55	011101	1Dh	-1.55	110001	31h	-2.55		
		001010	0Ah	-0.6	011110	1Eh	-1.6	110010	32h	-2.6		
		001011	0Bh	-0.65	011111	1Fh	-1.65	110011	33h	-2.65		
V		001100	0Ch	-0.7	100000	20h	-1.7	110100	34h	-2.7		
		001101	0Dh	-0.75	100001	21h	-1.75	110101	35h	-2.75		
		001110	0Eh	-0.8	100010	22h	-1.8	110110	36h	-2.8		
		001111	0Fh	-0.85	100011	23h	-1.85	110111	37h	-2.85		
		010000	10h	-0.9	100100	24h	-1.9	111000	38h	-2.9		
		010001	11h	-0.95	100101	25h	-1.95	111001	39h	-2.95		
		010010	12h	-1	100110	26h	-2	111010	3Ah	-3		
		010011	13h	-1.05	100111	27h	-2.05					
	<u></u>										_	
Restriction												




R82H		Bit											
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code		
VDCS	W	0	1	0	0	0	0	0	1	0	82H		
1 <sup>st</sup> Parameter	W	1	-	-	VDCS[5]	VDCS [4]	VDCS [3]	VDCS [2]	VDCS [1]	VDCS [0]	00h		

Description	-The command defines as: This command set the VCOM DC value. Driver will base on this value for VCM_DC.											
	1 <sub>st</sub> Paramete											
	Bit	Function	n					25	$\overline{/}$	<del>, // //</del> /		
	5-0	VCOM va							M	11/1		
		VCOM[5:0]		/oltage(V)	VCOM[	5:0]	Voltage(V)	VCOM	5:0]	Voltage(V)		
		000000	00h	-0.1	010100	14h	-1.1	101000	28h	-2.1		
		000001	01h	-0.15	010101	15h	-1.15	101001	29h	-2.15		
		000010	02h	-0.2	010110	16h	-1.2	101010	2Ah	-2.2		
		000011	03h	-0.25	010111	17h	-1.25	101011	2Bh	-2.25		
		000100	04h	-0.3	011000	18h	-1.3	101100	2Ch	-2.3		
		000101	05h	-0.35	011001	19h	-1.35	101101	2Dh	-2.35		
		000110	06h	-0.4	011010	1Ah	-1.4	101110	2Eh	-2.4		
		000111	07h	-0.45	011011	1Bh	-1.45	101111	2Fh	-2.45		
		001000	08h	-0.5	011100	1Ch	-1.5	110000	30h	-2.5		
		001001	09h	-0.55	011101	1Dh	-1.55	110001	31h	-2.55		
		001010	0Ah	-0.6	011110	1Eh	-1.6	110010	32h	-2.6		
		001011	0Bh	-0.65	011111	1Fh	-1.65	110011	33h	-2.65		
		001100	0Ch	-0.7	100000	20h	-1.7	110100	34h	-2.7		
		001101	0Dh	-0.75	100001	21h	-1.75	110101	35h	-2.75		
		001110	0Eh	-0.8	100010	22h	-1.8	110110	36h	-2.8		
		001111	0Fh	-0.85	100011	23h	-1.85	110111	37h	-2.85		
		010000	10h	-0.9	100100	24h	-1.9	111000	38h	-2.9		
		010001	11h	-0.95	100101	25h	-1.95	111001	39h	-2.95		
		010010	12h	-1	100110	26h	-2	111010	3Ah	-3		
		010011	13h	-1.05	100111	27h	-2.05					
											_	
Restriction												



# 8.2.43 R90H (PTL): Partial Window Register

R90H	Bit										
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
PTL	W	0	1	0	0	1	0	0	0	0	90H
1 <sup>st</sup> Parameter	W	1		HRST[7:3] 0 0 0							00h
2 <sup>nd</sup> Parameter	W	1		HRED[7:3] 1 1 1							
3 <sup>rd</sup> Parameter	W	1	Reserved byte								
4 <sup>th</sup> Parameter	W	1	VRST[7:0]								
5 <sup>th</sup> Parameter	W	1	Reserved byte								00h
6 <sup>th</sup> Parameter	W	1	VRED[7:0]								
7 <sup>th</sup> Parameter	W	1	-	-	-	- <			-	PT_SCAN	00h





R91H	Bit										
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
PTIN	W	0	1	0	0	1	0	0	0	1	91H

NOTE: "-" Don't care, can be set to VDD or GND level

Description	-The command define as follows: This command makes the display enter partial mode.
Restriction	



R92H		Bit											
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code		
PTOUT	W	0	1	0	0	1	0	0	1	0	92H		

NOTE: "-" Don't care, can be set to VDD or GND level

Description	-The command define as follows:
	This command makes the display exit partial mode and enter normal mode.
Destriction	
Restriction	
(/ <u>\</u> \	
	V    \



R94H		Bit											
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code		
CRCS	W	0	1	0	0	1	0	1	0	0	94H		

Description	-The command define as follows: Start to calculate data which already be sent to SRAM. The data are included OTP Bank 0 (3K bytes)or OTP Bank 1 (3K bytes) information
Restriction	



R95H		Bit											
Inst/Para	R/W	D/CX         D7         D6         D5         D4         D3         D2         D1         D0         Code											
CRCO	W	0	1	0	0	1	0	1	0	1	95H		

NOTE: "-" Don't care, can be set to VDD or GND level

Description	
Description	The commend defines a fellows
	-The command define as follows:
	Start to Calculate data which already be programmed in OTP.
Restriction	



R96H		Bit										
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code	
CRCR	R	0	1	0	0	1	0	1	1	0	96H	
1 <sup>st</sup> Parameter	R	1		CRC_MSB[7:0]								
2 <sup>nd</sup> Parameter	R	1		CRC_LSB[7:0]								

Description	-The command define as follows:
	This command is used to read the CRC calculation result.
Restriction	



R97H		Bit										
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code	
OTP key	W	0	1	0	0	1	0	1	1	1	97H	
1 <sup>st</sup> Parameter	W	1		OTP Key_MSB[7:0]								
2 <sup>nd</sup> Parameter	W	1		OTP Key_LSB [7:0]								

Description	-The command define as follows:
	This command is used to unlock the OTP read function. The key must be same with the key (in 0xB76, 0xB77 OTP. And the OTP key could be decided by customer.
Restriction	



8.2.50 RA0H (PGM): Program Mode

RA0H		Bit									
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
PTIN	W	0	1	0	1	0	0	0	0	0	A0H

Description	-The command define as follows:
	After this command is issued, the chip would enter the program mode.
	The mode would return to standby by hardware reset.
Restriction	This command only actives when BUSY_N = "1".



8.2.51 RA1H (APG): Active Program


RA1H		Bit									
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
APG	W	0	1	0	1	0	0	0	0	1	A1H

Description	
	-The command define as follows:
	After this command is transmitted, the programming state machine would be activated.
Restriction	The BUSY flag would change state from 0 to 1 while the programming is completed.



# 8.2.52 RA2H (ROTP): Read OTP Data

RA2H						Bit							
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code		
ROTP	W	0	1	0	1	0	0	0	1	0	A2H		
1 <sup>st</sup> Parameter	R	1				Dun	nmy				-		
2 <sup>nd</sup> Parameter	R	1		The data of address 0x000 in the OTP									
3 <sup>rd</sup> Parameter	R	1		The data of address 0x001 in the OTP									
4 <sup>th</sup> Parameter	R	1				:	:	. ^	M	`	-		
5 <sup>th</sup> Parameter	R	1			The o	data of addres	ss (n-1) in the	OTP	11/1/1/2		-		
6 <sup>th</sup> ~(m-1) <sup>th</sup> Parameter	R	1											
m <sup>th</sup> Parameter	R	1			The	data of addre	ss (n) in the	QTD			-		





RE0H		Bit									
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
CCSET	W	0	1	1	1	0	0	0	0	0	E0H
1 <sup>st</sup> Parameter	W	1	-	-	-	-	-	-	TSFIX	CCEIN	00h

Description	This co	mmand is	used for cascade.						
	_ 1 <sup>st</sup> Pa	arameter:							
	Bit	Name	Description						
	0	CCEIN	Output clock enable/disable. 0: Output 0V at CL pin. (default) 1: Output clock at CL pin for slave chip.						
	1	TSFIX	Let the value of slave's temperature is same as the master's.  D: Temperature value is defined by internal temperature sensor/external LM75. (default)  1: Temperature value is defined by TS_SET [7:0] registers.						
Restriction									
		A							




RE1H		Bit									
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
SET_OTP_BANK	W	0	1	1	1	0	0	0	0	1	E1H
1 <sup>st</sup> Parameter	W	1	-	-	-	-	-	-	LUT_bank0	reg_bank0	03h

Description	-This c	ommand is	used to set program ba	nk for registers and	d LUTs			
			TP bank 0 BK Bytes)	OTP bank 1 (3K Bytes)				
	Addr	ess(Hex)	Content	Address(Hex)	Content			
	0x00	0~0x00B	Temp. segment	0xC00~0xC0B	Temp. segment			
	0	x00C	Vcom DC voltage	0xC0C	Vcom DC voltage			
	0x00l	D~0xBFF	LUTs / Reserved	0xC0D~0x17FF	LUTs / Reserved			
	1 <sup>st</sup> Pa	arameter:						
	Bit	Name	Description					
	0	0: Program "Temp. segment" and "Default Setting" in bank 1 1: Program "Temp. segment" and "Default Setting" in bank 0						
	1	LUT_bank0	0: Program "LUTs" in bank 1 1: Program "LUTs" in bank 0					
	Afterth	is command	d is transmitted, the progr	amming state mach	nine would be activated.			
Restriction	The Bu	JSY flag wo	ould change state from (	to 1 while the pro	gramming is completed			
	1 "							



# 8.2.55 RE3H (PWS): Power Saving Register

RE3H		Bit									
Inst/Para	R/W	D/CX	D/CX D7 D6 D5 D4 D3 D2 D1 D0 Cod								Code
PWS	W	0	1	1	1	0	0	0	1	1	E3H
1 <sup>st</sup> Parameter	W	1		VCOM_	_W[3:0]		SD_W[3:0]				00h





RE4H		Bit									
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
LVSEL	W	0	1	1	1	0	0	1	0	0	E4H
1 <sup>st</sup> Parameter	W	1	-	-	-	-	-	-	LVD_SEL[1:0]		03h

Description	LVD_SEL[1:0]: Low P	ower Voltage selection	^
	Bit 0-1	Description	
	LVD_SEL[1:0]	LVD value	
	00	< 2.2 V	
	01	< 2.3 V	
	10	< 2.4 V	
	11	< 2.5 V	
Restriction		- 2/1/2	



RE5H		Bit									
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0	Code
TSSET	W	0	1	1	1	0	0	1	0	1	E5H
1 <sup>st</sup> Parameter	W	1	TS_SET[7]	TS_SET[6]	TS_SET[5]	TS_SET[4]	TS_SET[3]	TS_SET[2]	TS_SET[1]	TS_SET[0]	00h

Description	-The command define as follows: This command is used to fix the temperature value of master and slave chip in cascade
Restriction	



# 8.3 Register Restriction

Following table will indicate the register restriction:

Following table will indicat	, , , , , , , , , , , , , , , , , , , ,		1
Register	Refresh restriction	BUSY_N flag	
R00H(PSR)	X	No action	
R01H(PWR)	X	No action	
R02H(POF)	X	Flag	
R03H(PFS)	Χ	No action	
R04H(PON)	X	Flag	
R05H(PMES)	X	No action	
R06H(BTST)	Х	No action	^
R07H(DSLP)	X	Flag	
R10H(DTM1)	X	No action	
R11H(DSP)	Valid only read	Flag	
R12H(DRF)	X	Flag	
R13H(DTM2)	X	No action	
R17H(AUTO)	Valid in standby	Flag	
R20H(LUTC)	X	No action	
R21H(LUTWW)	X	No action	$\mathbb{N}$
R22H(LUTBW/LUTR)	X	No action	
R23H(LUTWB/LUTW)	X	No action	
R24H(LUTBB/LUTB)	X (/	No action	
R26H(SET_GROUP)	X	No action	
R2AH(LUTOPT)	X (( )	No action	
R30H(PLL)	X	No action	
R40H(TSC)	Valid only read	Flag	
R41H(TSE)	X ((())	No action	
R42H(TSW)		Flag	
R43H(TSR)	Valid only read	Flag )	
R44H(PBC)	Valid only read	Flag	
R50H(CDI)	X X X	No action	
R51H(LPD)	Valid only read	Flag	
R60H(TÇQN)\\	X	No action	
R61H(TRES)	X III	No action	
R65H(T\$GS)\	XIII	No action	
R70H(REV)	Valid only read	No action	
R71H(FLG)	Valid only read	No action	
R80H(AMV)	X	Flag	
R81H(VV)	Valid	No action	
R82H(VDCS)	X	No action	
, ,			
R90H(PTL)	X	No action	
R91H(PTIN)	X	No action	
R92H(PTOUT)	X	No action	
RA0H(PGM)	X	No action	
RA1H(APG)	X	Flag	
RA2H(ROTP)	X	Flag	
RE0H(CCSET)	X	No action	
RE3H(PWS)	X	No action	
RE1H(SET_OTP_BANK)	X	No action	
RE4H(LVSEL)	X	No action	
RE5H(TSSET)	X	No action	



### 9. FUNCTION DESCRIPTION

# 9.1 Power On/Off and DSLP Sequence

In order to prevent IC fail in power on resetting, the power sequence must be followed as below.

# **Power on Sequence**




Figure 1: Power on sequence

## **Power off Sequence**







Figure 2: Power off sequence

# **DSLP** sequence





### 9.2 OTP LUT Definition

The OTP size would be 6144 Byte included temperature segment setting and 12 set waveform (maximum).

If TEMP  $\leq$  Boundary0, use TR0 WF

If Boundary0 < TEMP ≤Boundary1, use TR1

If Boundary1 < TEMP  $\leq$  Boundary2, use TR2

. . . . . .

(	OTP bank 0 (3K bytes)	ОТГ	P bank 1 (3K bytes)
Address(Hex)	Content	Address(Hex)	Content
0x000	Check code (0xA5)	0xC00	Check code (0xA5)
0x001	Temp. Boundary 0	0xC01	Temp. Boundary 0
0x002	Temp. Boundary 1	0xC03	Temp. Boundary 1
0x003	Temp. Boundary 2	6×C03	Temp. Boundary 2
0x004	Temp. Boundary 3	0xG04	Temp. Boundary 3
0x005	Temp. Boundary 4	0xC05	Temp. Boundary 4
0x006	Temp. Boundary 5	0xC06	Temp. Boundary 5
0x007	Temp. Boundary 6	0x607	Temp. Boundary 6
0x008	Temp Boundary ₹	0xE08	Temp. Boundary 7
0x009	Temp Boundary 8	/0%C09	Temp. Boundary 8
0x00A	Temp Boundary 9	ØxC0A	Temp. Boundary 9
0x00B	Temp. Boundary 10	0xC0B	Temp. Boundary 10
0x00C~0x0FB	TROWA	0xC0C~CFB	TR0 WF
OXOFO-OXIEB	TRYWE	0xCFC~0xDEB	TR1 WF
0x1EC-0x2DB	TR2 WE	0xDEC~0xEDB	TR2 WF
0x20C~0x3CB	20C~0x3CB 7R3 WF	0xEDC~0xFCB	TR3 WF
0x3CC~0x4BB	TR4 WF	0xFCC~0x10BB	TR4 WF
0x4BC~0x5AB	TR5 WF	0x10BC ~0x11AB	TR5 WF
0x5AC~0x69B	TR6 WF	0x11AC~0x129B	TR6 WF
0x69C~0x78B	TR7 WF	0x129C~0x138B	TR7 WF
0x78C~0x87B	TR8 WF	0x138C~0x147B	TR8 WF
0x87C~0x96B	TR9 WF	0x147C~0x156B	TR9 WF
0x96C~0xA5B	TR10 WF	0x156C~0x165B	TR10 WF
0xA5C~0xB4B	TR11 WF	0x165C~0x174B	TR11 WF
0xB4C~0xB4D	xB4D LUT version 0x174C~0x174D		LUT version
0xB4E~0XB4F	Reserved	0x174E~0x174F	Reserved
0xB50~0xB7D	Default setting	0x1750~0x177D	Default setting
0xB7E~0xB7F	Reserved	0x177E~0x177F	Reserved
0xB80~0xB8F	User reserved 0~15	0x1780~0x178F	User reserved 0~15



### 9.2.1 LUT Format in OTP

There are 12 TRs (temperature range) in a bank. Each TR has independent frame rate, voltage, XON settings and LUTs. The format of LUT is different in different mode. In BWR mode, there are only 4 LUTs including LUTC, LUTR, LUTW and LUTB in TRs. All LUT have 8 groups in BWR mode. And the extra options, EOPT is imported to define the end state of source output level. In BW mode, there are 5 LUTs including LUTC, LUTWW, LUTBW, LUTWB and LUTBB in TRs. All LUT have 6 groups in BW mode.

BWR M	ode (BWR=0)	BW Mode (BWR=1)			
Address(Hex)	Content	Address(Hex)	Content		
0x00C	VDCS	0x00C	VDGS		
0x00D	VGH/L voltage	0x00D	√/GH/L voltage		
0x00E	VSH voltage	0x00E	VSH voltage		
0x00F	VSL voltage	0x00F	VSL voltage		
0x010	VSHR voltage	0x010	VSHR voltage		
0x011	EOPT	(\\\0x01\	EOPT		
0x012	STATE XON[7:0]	<b>0</b> x012	STATE XON[7:0]		
0x013	STATE XON(15,8)	0x013	STATE XON[15:8]		
0x014~0x01B	8 Groups frame rate	0x014\0x019	6 Groups frame rate		
0x01C~0x053	LUTC (8 groups)	0x01A-0x043	LUTC (6 groups)		
0,054 0,000	MATR (9 groups) (	0x044~0x06D	LUTWW (6 groups)		
0X034~0X00B	Le 14 to groups	0x06E~0x097	LUTBW (6 groups)		
ocoed deads	TITA (9 groups)	0x098~0x0C1	LUTWB (6 groups)		
exact layous.	LOTWOUTOUDS	0x0C2~0x0EB	LUTBB (6 groups)		
0x0C4-0x0FB	LUTB (8 groups)	0x0EC~0x0FB	reserved		
11/21					
	Address(Hex)  0x00C  0x00D  0x00E  0x00F  0x010  0x011  0x012  0x013  0x014~0x01B  0x01C~0x053  0x054~0x08B  0x088~0x083	0x00C         VDCS           0x00D         VGH/L voltage           0x00E         VSH voltage           0x00F         VSL voltage           0x010         VSHR voltage           0x011         EOPT           0x012         STATE XON[7:0]           0x013         STATE XON[45:8]           0x014~0x01B         8 Groups frame rate           0x01C~0x053         LUTC (8 groups)           0x054~0x08B         LUTW (8 groups)	Address(Hex)         Content         Address(Hex)           0x00C         VDCS         0x00C           0x00D         VGH/L voltage         0x00D           0x00E         VSH voltage         0x00E           0x00F         VSL voltage         0x00F           0x010         VSHR voltage         0x01D           0x011         EOPT         0x011           0x012         STATE XON[7:0]         0x012           0x013         STATE XON[158]         0x013           0x014~0x01B         8 Groups trame rate         0x014~0x019           0x01C~0x053         LUTC (8 groups)         0x044~0x06D           0x06E~0x097         0x098~0x0C1         0x098~0x0C1           0x0C2~0x0EB		



	Addr.(dec)	Addr.(hex)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	2896	B50				Enable OTP S	etting (0xA5)	<u> </u>			
R00H-1	2897	B51	RES	S[1:0]	REG_EN	BWR	UD	SHL	SHD_N	RST_N	
	2898	B52	-	-	-	-	-	-	VDS_EN	VDG_EN	
	2899	B53		-	-	VCOM_HV		VGHL	_LV[3:0]		
R01H	2900	B54	-	-			VSH	[5:0]			
	2901	B55	-	-			VSL	[5:0]			
	2902	B56	OPTEN		1		VSHR[6:0]	^			
R03H	2903	B57	-	-	T_VDS_	OFF[1:0]	T_VSHR	_OFFICOL	-	-	
	2904	B58		BT_PHA[7:0]							
R06H	2905	B59				BT_PH	B[7:0]	1///			
	2906	B5A	-	-			BYPH	0[5;0]			
RE4H	2909	B5D	-	-	-			-	LVD_S	SEL[1:0]	
RE3H	2910	B5E		VCO	M_W[3:0]	111		SD_V	V[3:0]		
	2911	B5F				Rese	rved	2			
R00H-2	2912	B60	-	-	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	VOMZ	TS_AUTO	VGLTIEG	NORG	VC_LUTZ	
R31H	2913	B61		(			(())			PLL option	
R26H	2914	B62	-		1111	//		\$	GROUP	_SEL[1:0]	
R30H	2915	B63	-	(( )		M(2:0]	11 11/11		N[2:0]		
R41H	2916	B64	TSE								
	2917	B65			1	WATH	₹[7:0]				
R42H	2918	B66 🕥				WMSE	3[7:0]				
	2919	B6Z		, (	2// U/	WLSE	3[7:0]				
R50H	2920	<b>B</b> 68	W VBC	0[1:0]		([1:0]		CDI	[3:0]		
R60H	2921	B69	<b>&gt;</b>	\$20	ROT CONTRACTOR			G2S	[3:0]		
	2922	B6A			S	Rese	rved				
	2923	∖\\B6B	. 111		HRES[7:3]			-	-	-	
R61H	2924	B6C		リ -	-	-	-	-	-	VRES[8]	
	2925	B6D				VRES	[7:0]	7:0]			
R80H	2926	B6E			AMV	Γ[1:0]	XON	AMVS	AMV	AMVE	
	2927	B6F		<u> </u>		Rese	rved		•	1	
RE0H	2928	B70	_	_	_	_	_	-	TSFIX	CCEIN	
RE5H	2929	B71				TS_SE	I Τ[7:0]	1			
R68H	2930	B72				reser					
	2931	B73			S_start[7:3]			-	-	-	
R65H	2932	B74				gscan				G_start[8]	
	2933	B75		1	1	G_star	t[7:0]	I.	ı	1	
	2934	B76				OTP Key_					
	2935	B77				OTP Key_	LSB[7:0]				
RE1H	2936	B78	-	-	-	-	-	-	LUT_bank0	REG_bank0	
		•			Slave						
R00H	2937	B79	slv_re	es[1:0]	slv_reg_en	slv_bwr	slv_ud	slv_shl	slv_shd_n	slv_rst_n	
ROULI	2938	B7A	-	-	-	slv_vcmz	slv_ts_auto	slv_vgltieg	slv_norg	slv_vc_lutz	
	2939	B7B			slv_sstart[7:3]			-	-	-	
R62H	2940	B7C	-	-	-	slv_gscan	-	•	-	slv_gstart[8]	
	2941	B7D		slv_gstart[7:0]							
	2942~2943	B7E~B7F				Rese	rved				
2010/0		02 Pov 0.01									

User reserved byte 0~15

### 9.3 Data transmission waveform

Example1: LUT all states complete or phase number=0, the driver will send 2 frame VCOM and data to 0 v.





Figure 4: Data transmission example2 waveform



### 9.5 Display refresh waveform




Figure 7: Display refresh example2 waveform

Example3: While level selection in LUT is "11", the driver will float VCOM and keep last frame data. (EOPT=1) Internal Vsync SPI Display Refresh (input)  $I^2C$ (for EEPROM) Driver (action internal) Display transmission BUSY\_N VCOM Floating Keep last frame data DATA Figure 8: Display refresh example 3 waveform



## 10. ELECTRICAL SPECIFICATIONS

### 10.1 Absolute Maximum Rating

Parameter	Symbol	Min.	Max.	Unit
Logic supply voltage	VDD, AVDD, VDDIO, VDD1, VPP	-0.3	+6.0	V
Digital input voltage	VI	-0.3	VDDIO+0.3	V
Supply range	VGH-VGL	VGL-0.3	<b>√</b> VGH+0.3	V
Analog supply	VSH	+6.4	+15	V
Analog supply	VSL	2515	-6.4	V
Analog supply	VSHR	2.4	+15	
Supply voltage	VGH	+15	+20	V
Supply voltage	VGL	20	-15	V
Storage temperature	T <sub>STG</sub>	-55	125	$^{\circ}\!\mathbb{C}$

### Note:

Absolute Maximum Ratings are stress ratings. Stresses in excess of these ratings can cause permanent damage to the device. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this data sheet is not implied.

operational sections of this data sheet is not implied.

Exposing device to the absolute maximum ratings in a long period of time may degrade the device and affect its reliability.



# 10.2 Digital DC Characteristic

DC electrical characteristics

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
IO Supply Voltage	VDDIO	2.3	3.3	3.6	V	
Digital/Analog supply voltage	VDD	2.3	3.3	3.6	V	
DCDC power input voltage	AVDD	2.3	3.3	3.6	V	
1.8V output voltage	VDD_18	1.62	1.8	1.98		
1.8V input voltage	VDD_18	1.62	1.8	1.98		^
OTP program power	VOTP	7.25	7.5	7.75		
Digital ground	VSS		0		2	
DCDC ground	VSSP		0	. ~	1/ //	70
Low Level Input Voltage	Vil	GND	-	0.3xVDD	W.	Digital input pins
High Level Input Voltage	Vih	0.7xVIO	-	MO	/V	Digital input pins
High Level Output Voltage	Voh	VIO-0.4	-/>	111 -111	V	Digital output pins; IOH = 400µA
High Level Output Voltage	Vohd	VDD1-0.4				Digital output pins; IOH = 400μA ØRVD, DRVU
Low Level Output Voltage	Vol	GND	11/41	GND+0.4		Digital output pins; IOL = -400µA
Input Leakage Current	lin	<del>(1.0</del>		F3.0	VA	Ďigital input pins, except pull-up, pull-down pin
Pull-up/down impedance	Rin	9	200K		ohm	
Digital Stand-by Current (power off mode)	IstVDD*			1	uA	All stopped
Digital Operating Current	/WXDD*	- (	0.5	2.0	mΑ	
IO Stand-by Current (power off mode)	VStVDDIO*		0.4	1.0	uA	All stopped
IO Operating Current	IVDDIQ*		-	0.2	mΑ	No load
Operating Current	IVDD(*		-	TBD	mA	
Operating temperature	TANK	-30	-	85	$^{\circ}\!\mathbb{C}$	


NOTE: typ. and max. values to be confirmed by design



Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Positive Source voltage	VSH		15	TTICATO		For source driver/VCOM
Positive Source voltage dev	dVSH	-200	0	+200	mV	
Negative Source voltage	VSL		-15		V	For source driver/VCOM
Negative Source voltage dev	dVSL	-200	-	+200	mV	
Positive Source voltage for Red dev.	dVSHR	-200	-	+200	mV	
VCOM voltage dev.	dVCOM	-200	-	+200	m\	
Dynamic Range of Output	Vdr	0.1	-	VSH-0.1		
Voltage Range of VGH - VGL	VGH-VGL	-		40	$/\!/ N/\!/$	1/0
Negative Gate voltage	VGL	-15	-	-20	W.	For gate driver
Positive Gate voltage	VGH	15	. <	20	) V	For gate driver
Positive HV Stand-by Current (power off mode)	IstVGH*	-		02	uA	Include VSH power With load
Positive HV Operating Current	IVGH*		OSA)		mA	Include VSH power With load all SD=L VCOM external resistor divider not included
Positive HV Operating Current	MCH*		0.8	1.2	mA	Include VSH power With load all SD=H VCOM external resistor divider not included
Negative HV Stand-by Current (power off mode)	IstVGL*	(-)	0	0.2	μA	Include VSH power With load
Negative HV Operating Current	INGT.	)) ~	0.8	1.2	mA	Include VSL power With load all SD=L
Negative HVOperating Current	NGL	-	0.9-	1.3	mA	Include VSL power With load all SD=H
VINT1 Stand-by Current (power off mode)	IstVINT1*		0	0.01	μA	
VINT1 Operating Current	IVINT1*			0.3	mΑ	
Voltage	IVINT1*			0.3	mA	




Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
SERIAL COMMUNICATION						
CSB	Tcss	60			ns	Chip select setup time
	Тсѕн	65			ns	Chip select hold time
CSB	Tscc	20			ns	Chip select CSB setup time
	Тснw	40			ns	Chip select setup time
	Tscycw	100			ns	Serial clock cycle (Write)
	Тѕнѡ	35			ns 🕟	SCL "H" pulse width (Write)
SCL	Tslw	35			/hs \	SCL pulse width (Write)
SCL	Tscycr	150		1/2	\\ns\\	Serial clock cycle (Read)
	T <sub>SHR</sub>	60			ns	SCL "H" pulse width (Read)
	T <sub>SLR</sub>	60			ns	SCL "L" pulse width (Read)
	Tsps	30	720		ns	Data setup time
SDA	Tsdh	30			ns	Data hold time
(DIN)	TACC	•		50	(ns)	Access time
(DOUT)	Тон	15			NS.	Output disable time
D/C	T <sub>DCS</sub>	20			ns	DC setup time
D/C	Тосн	20			ns	DC hold time
RC loading			11 11			
Course driver output leadings	( RLS		1.96k		Ω	
Source driver output loading	11184 B	V (C)	311.14		pf	
Gate driver output loading	WRL_S		2.78k		Ω	
Gate unvei output toadhio	CL_S	1 11110	27.68		pf	
VCOM output loading	RL_com		61.26		Ω	
V CON Output loading	CL\com	<u> </u>	3365.7		pf	
	MAIL					




3 pin serial interface characteristics (write mode)





4 pin serial interface characteristics(read mode)


Figure 8: SPI interface timing





## 11. CHIP OUTLINE DIMENSIONS

# 11.1 Circuit/Bump View





Revision	Content	Page	Date
0.01	new issue	-	2019/05/06

