# SSD1305

## Advance Information

132 x 64 Dot Matrix **OLED/PLED Segment/Common Driver with Controller** 

This document contains information on a new product. Specifications and information herein are subject to change without notice.



## **CONTENTS**

1	GENERAL DESCRIPTION	7
2	FEATURES	7
3	ORDERING INFORMATION	7
4	BLOCK DIAGRAM	8
5	DIE PAD FLOOR PLAN	9
6	PIN ARRANGEMENT	12
6.1 6.2		
7	PIN DESCRIPTION	16
8	FUNCTIONAL BLOCK DESCRIPTIONS	18
8.1	MCU Interface selection.	18
8.1		
8.1	<b>y</b>	
8.1		
8.1		
8.2	y .	
8.3	OSCILLATOR CIRCUIT AND DISPLAY TIME GENERATOR	25
8.4	FR SYNCHRONIZATION	26
8.5	RESET CIRCUIT	
8.6		
8.7	,	
8.8		
8.9		
8.10		
8.11	1 DC-DC Converter	33
9	COMMAND TABLE	35
9.1		
10	COMMAND DESCRIPTIONS	42
10.1		
	2.1.1 Set Lower Column Start Address for Page Addressing Mode (00h~0Fh)	
	1.1.2 Set Higher Column Start Address for Page Addressing Mode (10h~1Fh)	
	1.1.3 Set Memory Addressing Mode (20h)	
	0.1.4 Set Column Address (21h)	
	0.1.5 Set Page Address (22h)	
	0.1.6 Set Display Start Line (40h~7Fh)	
	0.1.7 Set Contrast Control for BANK0 (81h)	
	1.1.9 Set Look Up Table (LUT) (91h)	
	1.10 Set Bank Color of BANK1 to BANK16 (PAGE0) (92h)	
	1.1.11 Set Bank Color of BANK17 to BANK32 (PAGE0) (93h)	
	1.1.12 Set Segment Re-map (A0h/A1h)	
	1.1.13 Entire Display ON (A4h/A5h)	
	1.1.14 Set Normal/Inverse Display (A6h/A7h)	
	1.1.15 Set Multiplex Ratio (A8h)	
	1.1.16 Reserved (AAh)	
10.	0.1.17 Dim Mode setting (ABh)	

10.1.18	Master Configuration (ADh)	46
10.1.19	3 0 , , ,	
10.1.20	* *	
10.1.21		
10.1.22	Set Display Offset (D3h)	47
10.1.23		
10.1.24	Set Area Color Mode ON/OFF & Low Power Display Mode (D8h)	50
10.1.25		
10.1.26	~ · · · · · · · · · · · · · · · · · · ·	
10.1.27	~~~ COMI = ~~~~ (= =)	
10.1.28		
10.1.29	( - )	
10.1.30		
10.1.31	O Company of the comp	
	GRAPHIC ACCELERATION COMMAND	
10.2.1	Horizontal Scroll Setup (26h/27h)	
10.2.2	Continuous Vertical and Horizontal Scroll Setup (29h/2Ah)	
10.2.3	Deactivate Scroll (2Eh)	
10.2.4	Activate Scroll (2Fh)	
10.2.5	Set Vertical Scroll Area(A3h)	
11 MA	AXIMUM RATINGS	59
12 DC	C CHARACTERISTICS	60
		······································
13 AC	C CHARACTERISTICS	61
IS AC	CHARACTERISTICS	V1
	DDI ICA EKA MEN E	
l4 AP	PPLICATION EXAMPLE	60
15 PA	ACKAGE INFORMATION	67
	SSD1305Z DIE TRAY INFORMATION	
	SSD1305T6R1 DETAIL DIMENSION	
15.3 S	SSD1305T7R1 DETAIL DIMENSION	70

### **TABLES**

Table 3-1 : Ordering Information	7
TABLE 5-1: SSD1305Z BUMP DIE PAD COORDINATES	11
Table 6-1: SSD1305T6R1 Pin Assignment Table	13
TABLE 6-2: SSD1305T7R1 PIN ASSIGNMENT	15
Table 7-1 : Pin Description	16
TABLE 7-2: MCU BUS INTERFACE PIN SELECTION	17
Table 8-1: MCU interface assignment under different bus interface mode	18
Table 8-2 : Control pins of 6800 interface	
TABLE 8-3 : CONTROL PINS OF 8080 INTERFACE (FORM 1)	20
TABLE 8-4 : CONTROL PINS OF 8080 INTERFACE (FORM 2)	20
TABLE 8-5 : CONTROL PINS OF SERIAL INTERFACE	21
Table 8-6: Passive component selection	34
Table 9-1: Command Table	35
Table 9-2 : Read Command Table	41
TABLE 9-3 : ADDRESS INCREMENT TABLE (AUTOMATIC)	41
Table 10-1: Example of Set Display Offset and Display Start Line with no Remap	48
TABLE 10-2: EXAMPLE OF SET DISPLAY OFFSET AND DISPLAY START LINE WITH REMAP	49
Table 10-3 : COM Pins Hardware Configuration	51
Table 10-4: Example of Read Modify Write Mode	
Table 11-1 : Maximum Ratings (Voltage Referenced to $V_{SS}$ )	59
Table 12-1 : DC Characteristics	60
Table 13-1 : AC Characteristics	61
Table 13-2: 6800-Series MCU Parallel Interface Timing Characteristics	62
Table 13-3: 8080-Series MCU Parallel Interface Timing Characteristics	63
TABLE 13-4: SERIAL INTERFACE TIMING CHARACTERISTICS	
Table 13-5 :I <sup>2</sup> C Interface Timing Characteristics	65

 Solomon Systech
 Jul 2007
 P 4/71
 Rev 1.8
 SSD1305

### **FIGURES**

Figure 4-1 : SSD1305 Block Diagram	8
Figure 5-1 : SSD1305Z Die Drawing	9
FIGURE 5-2 : SSD1305Z ALIGNMENT MARKS DIMENSION	10
FIGURE 6-1 : SSD1305T6R1 PIN ASSIGNMENT	12
FIGURE 6-2 : SSD1305T7R1 PIN ASSIGNMENT	14
FIGURE 8-1: DATA READ BACK PROCEDURE - INSERTION OF DUMMY READ	19
FIGURE 8-2: EXAMPLE OF WRITE PROCEDURE IN 8080 PARALLEL INTERFACE MODE	19
FIGURE 8-3: EXAMPLE OF READ PROCEDURE IN 8080 PARALLEL INTERFACE MODE	19
FIGURE 8-4: DISPLAY DATA READ BACK PROCEDURE - INSERTION OF DUMMY READ	20
FIGURE 8-5 : WRITE PROCEDURE IN SPI MODE	21
Figure 8-6 : I2C-bus data format	22
FIGURE 8-7 : DEFINITION OF THE START AND STOP CONDITION	23
FIGURE 8-8: DEFINITION OF THE ACKNOWLEDGEMENT CONDITION	24
FIGURE 8-9: DEFINITION OF THE DATA TRANSFER CONDITION	24
FIGURE 8-10 : OSCILLATOR CIRCUIT AND DISPLAY TIME GENERATOR	25
FIGURE 8-11 : SEGMENT OUTPUT WAVEFORM IN THREE PHASES	27
FIGURE 8-12: SEGMENT OUTPUT WAVEFORM FOR TWO DIFFERENT COLORS LUT SETTING	27
FIGURE 8-13: EXAMPLE OF SEGMENT OUTPUT WAVEFORM OF MONOCHROME DISPLAY SECTION	
UNDER MONOCHROME MODE	28
FIGURE 8-14 : EXAMPLE OF SEGMENT OUTPUT WAVEFORM OF AREA COLOR DISPLAY SECTION UNDI	ER
AREA COLOR MODE	28
FIGURE 8-15 : GDDRAM PAGES STRUCTURE OF SSD1305	
Figure $8\text{-}16$ : Enlargement of GDDRAM (No row re-mapping and column-remapping)	29
Figure 8-17 : Example of area color assignment on a 132x64 OLED panel	
FIGURE 8-18 : I <sub>ref</sub> Current Setting by Resistor Value	
Figure 8-19: The Power ON sequence	
FIGURE 8-20: THE POWER OFF SEQUENCE	
Figure 8-21 : DC-DC voltage converter circuit	
Figure 10-1 : Address Pointer Movement of Page addressing mode	
Figure $10\text{-}2$ : Example of GDDRAM access pointer setting in Page Addressing Mode (No	
ROW AND COLUMN-REMAPPING)	
FIGURE 10-3: Address Pointer Movement of Horizontal addressing mode	43
Figure 10-4: Address Pointer Movement of Vertical addressing mode	43
FIGURE 10-5: EXAMPLE OF COLUMN AND ROW ADDRESS POINTER MOVEMENT	
FIGURE 10-6: SEGMENT CURRENT VS CONTRAST SETTING	
FIGURE 10-7 :TRANSITION BETWEEN DIFFERENT MODES	
Figure 10-8 : Typical Oscillator frequency adjustment by D5 command ( $V_{\text{DD}}$ =2.8V)	
Figure 10-9: Horizontal scroll example: Scroll RIGHT by 4 columns	
FIGURE 10-10: HORIZONTAL SCROLL EXAMPLE: SCROLL LEFT BY 2 COLUMNS	
FIGURE 10-11: HORIZONTAL SCROLLING SETUP EXAMPLE	
FIGURE 10-12: CONTINUOUS VERTICAL AND HORIZONTAL SCROLLING SETUP EXAMPLES	
FIGURE 10-13 : CONTINUOUS VERTICAL AND HORIZONTAL SCROLLING EXAMPLE: WITH SETTING IN	
MUX ratio	
FIGURE 10-14: VERTICAL SCROLL AREA SETUP EXAMPLES	
FIGURE 13-1: 6800-SERIES MCU PARALLEL INTERFACE CHARACTERISTICS	
FIGURE 13-2: 8080-SERIES PARALLEL INTERFACE CHARACTERISTICS (FORM 1)	
FIGURE 13-3: 8080-SERIES PARALLEL INTERFACE CHARACTERISTICS (FORM 2)	
FIGURE 13-4: SERIAL INTERFACE CHARACTERISTICS	
FIGURE 13-5: I <sup>2</sup> C INTERFACE TIMING CHARACTERISTICS	65

**SSD1305** Rev 1.8 P 5/71 Jul 2007 **Solomon Systech** 

FIGURE 14-1: APPLICATION EXAMPLE OF SSD1305T6R1	66
FIGURE 15-1 SSD1305Z DIE TRAY INFORMATION	67
FIGURE 15-2 SSD1305T6R1 DETAIL DIMENSION	68
FIGURE 15-3 SSD1305T7R1 DETAIL DIMENSION	70

 Solomon Systech
 Jul 2007
 P 6/71
 Rev 1.8
 SSD1305

#### 1 GENERAL DESCRIPTION

The SSD1305 is a CMOS OLED/PLED driver with controller for organic/polymer light emitting diode dot-matrix graphic display system. It consists of 132 segments and 64 commons that can support a maximum display resolution of 132x64. There are 4-color selections to support monochrome or area color OLED/PLED. This IC is designed for Common Cathode type OLED panel.

The SSD1305 embeds with contrast control, display RAM and oscillator, which reduces the number of external components and power consumption. It has 256-step brightness control and separate power for I/O interface logic. It is suitable for many compact portable applications, such as mobile phone sub-display, calculator and MP3 player, etc.

#### 2 FEATURES

- Resolution: 132 x 64 dot matrix panel
- Area color support with 4 Color Selection and 64 steps per color
- Power supply:
  - o  $V_{DD} = 2.4V$  to 3.5V for IC logic
  - o  $V_{CC} = 7.0V$  to 15.0V for Panel driving
  - o  $V_{DDIO} = 1.6V$  to  $V_{DD}$  for MCU interface
- Segment maximum source current: 320uA
- Common maximum sink current: 45mA
- Embedded 132 x 64 bit SRAM display buffer
- 256-step Contrast Control
- 8-bit 6800-series Parallel Interface, 8-bit 8080-series Parallel Interface, Serial Peripheral Interface,
   I<sup>2</sup>C Interface
- Row Re-mapping and Column Re-mapping
- Continuous Horizontal, Vertical and Diagonal Scrolling
- Dim Mode operations
- Programmable Frame Frequency and Multiplexing Ratio
- On-Chip Oscillator
- DC-DC Controller embedded
- Low power consumption
- Wide range of operating temperatures: -40 to 85 °C

#### 3 ORDERING INFORMATION

**Table 3-1: Ordering Information** 

Ordering Part Number	SEG	COM	Package Form	Reference	Remark
SSD1305Z	132	64	Gold Bump Die	Page 9, 67	Min SEG pad pitch: 52um
55D1303E	132	0-	Gold Dullip Dic	1 age 7, 07	Min COM pad pitch: 45um
					35mm film, 4 sprocket hole
					Folding TAB
SSD1305T6R1	132	64	TAB	Page 12,68	8-bit 80 / 8-bit 68 / SPI / I <sup>2</sup> C interface
					• SEG lead pitch 0.120mm x 0.998 =0.11976mm
					• COM lead pitch 0.120mm x 0.998 =0.11976mm
					• 35mm film, 4 sprocket hole
	132	64	TAB	Page 14, 70	Folding TAB
SSD1305T7R1					8-bit 80 / 8-bit 68 / SPI / I <sup>2</sup> C interface
					• SEG lead pitch 0.120mm x 0.998 =0.11976mm
					• COM lead pitch 0.120mm x 0.998 =0.11976mm

**SSD1305** | Rev 1.8 | P 7/71 | Jul 2007 | **Solomon Systech** 

### 4 BLOCK DIAGRAM


COM63 COM61 COM59 Common Drivers RES# CS# D/C# E(RD#) R/W#(WR#) **\*** \* \* Area Color Decoder MCU Interface COM5 COM3 COM1 GDDRAM BS[2:0] • SCL/SCLK/D0 ◀ SDA<sub>IN</sub>/SDIN/D1◀ SDA<sub>OUT</sub>/D2◀ D3 D4 D5 Segment Drivers SEG131 D6 D7 SEG130 SEG129 V<sub>CC</sub> V<sub>DDIO</sub> V<sub>SS</sub> V<sub>LSS</sub> SEG2 SEG1 SEG/COM Driving block SEG0 Command Decoder DC-DC Converter Display Timing Generator Oscillator Common Drivers COM0COM2 (Even) COM4 COM58 COM60 COM62  $\begin{array}{c} V_{\text{DDB}} \\ V_{\text{SSB}} \\ \text{GDR} & \longleftarrow \\ \text{FB} \\ V_{\text{BREF}} \end{array}$  $I_{REF}$   $V_{COMH} \leftarrow$ CLS  $C\Gamma$  $\overline{\mathbf{R}}$ 

Figure 4-1: SSD1305 Block Diagram

Solomon Systech Jul 2007 | P 8/71 | Rev 1.8 | SSD1305

### 5 DIE PAD FLOOR PLAN

Figure 5-1: SSD1305Z Die Drawing




#### Alignment marks

(For details dimension please see p.9)

	Position	Size
T shape	(-3240, 139)	75um x 75um
+ shape	(3240, 139)	75um x 75um

Die Size	8.2mm x 1.2mm
Die Thickness	457 um ± 25 um
Min I/O pad pitch	65 um
Min SEG pad pitch	52 um
Min COM pad pitch	45 um
Bump Height	Nominal 15 um


Bump Size						
Pad #	X [um]	Y [um]				
1, 126, 148, 293	94	50				
18-109	42	70				
2-5, 122-125, 149-151, 290-292	50	50				
6-17, 110-121,152-289	32	94				
127-147, 294-314	94	32				



Pad 1,2,3,...->126 Gold Bumps face up

 SSD1305
 Rev 1.8
 P 9/71
 Jul 2007
 Solomon Systech

Figure 5-2: SSD1305Z Alignment Marks Dimension



 Solomon Systech
 Jul 2007
 P 10/71
 Rev 1.8
 SSD1305

Table 5-1: SSD1305Z Bump Die Pad Coordinates

Pad no.  1 2 3 4 5 6 7 8	Pad Name NC NC NC	X-pos -3980.5	Y-pos -546.0	Pad no.	Pad Name	X-pos	Y-pos
2 3 4 5 6 7	NC	-3980.5	5460				
3 4 5 6 7			-	81	VDDIO	1137.5	-536.0
4 5 6 7	N('	-3821.5	-546.0	82	D0	1202.5	-536.0
5 6 7		-3746.5	-546.0	83	D1	1267.5	-536.0
6 7	NC NC	-3671.5	-546.0	84	D2	1332.5	-536.0
7	NC COM52	-3596.5	-546.0	85	D3	1397.5	-536.0
	COM53	-3537.5 -3492.5	-524.0	86	VSS	1462.5	-536.0
	COM54	-3492.5	-524.0	87	D4 D5	1527.5	-536.0
9	COM55	-3447.5	-524.0	88		1592.5	-536.0
10	COM56		-524.0	89 90	D6	1657.5	-536.0
11	COM57 COM58	-3357.5 -3312.5	-524.0 -524.0	91	VSS	1722.5 1787.5	-536.0 -536.0
12	COM59	-3267.5	-524.0	92	CLS	1852.5	-536.0
13	COM60	-3222.5	-524.0	93	VDDIO	1917.5	-536.0
14	COM61	-3177.5	-524.0	94	VDDIO	1982.5	-536.0
15	COM62	-3132.5	-524.0	95	VDD	2047.5	-536.0
16	COM63	-3087.5	-524.0	96	VDD	2112.5	-536.0
17	NC	-3042.5	-524.0	97	VDD	2177.5	-536.0
18	NC	-2957.5	-536.0	98	IREF	2242.5	-536.0
19	VCC	-2892.5	-536.0	99	VCOMH	2307.5	-536.0
20	VCC	-2892.5	-536.0	100	VCC	2372.5	-536.0
21	VCC	-2827.3	-536.0	100	VCC	2437.5	-536.0
22	VCOMH	-2697.5	-536.0	102	VCC	2502.5	-536.0
23	VLSS	-2632.5	-536.0	102	VCC	2567.5	-536.0
24	VLSS	-2652.5	-536.0	103	VCC	2632.5	-536.0
25	VLSS	-2502.5	-536.0	104	VCC	2697.5	-536.0
26	VSS	-2302.5	-536.0	105	VLSS	2762.5	-536.0
27	VSS	-2437.3	-536.0	100	VLSS	2827.5	-536.0
28	TR11	-2372.5	-536.0	107	VLSS	2892.5	-536.0
29	TR10	-2307.3	-536.0	108	NC	2957.5	-536.0
30	TR10	-2242.5	-536.0	110	NC NC	3042.5	-524.0
31	TR8	-2117.5		111	COM31	3087.5	-524.0
32	TR7	-2047.5	-536.0 -536.0	112	COM31	3132.5	-524.0
33	TR6			113	COM29	3177.5	
34	VSS	-1982.5	-536.0	113			-524.0 -524.0
35	TR5	-1917.5 -1852.5	-536.0	114	COM28	3222.5	-524.0
36	TR3	-1832.3	-536.0 -536.0	116	COM27 COM26	3267.5 3312.5	-524.0
37	TR3	-1722.5	-536.0	117		3357.5	-524.0
38	TR2				COM25		-524.0
39	TR1	-1657.5 -1592.5	-536.0	118 119	COM24	3402.5	-524.0
40			-536.0	120	COM23	3447.5	-
	TR0	-1527.5	-536.0		COM22	3492.5	-524.0
41	VSS VSSB	-1462.5	-536.0	121	COM21	3537.5	-524.0
43	GDR	-1397.5 -1332.5	-536.0 -536.0	122 123	NC NC	3596.5 3671.5	-546.0 -546.0
44	GDR	-1332.3	-536.0	123	NC	3746.5	-546.0
45	VDDB	-1207.5	-536.0	125	NC	3821.5	-546.0
46	VDDB	-1137.5	-536.0	126	NC	3980.5	-546.0
47	VDDB	-1072.5	-536.0	127	COM20	3980.5	-468.4
48	FB	-1072.5	-536.0	128	COM19	3980.5	-423.4
49	VBREF	-942.5	-536.0	129	COM19 COM18	3980.5	-378.4
50	BGGND	-942.3	-536.0	130	COM17	3980.5	-333.4
51	VSS	-812.5	-536.0	131	COM17	3980.5	-333.4
52	VDDB	-747.5	-536.0	132	COM16 COM15	3980.5	-243.4
53	VCIR	-682.5	-536.0	133	COM13 COM14	3980.5	-243.4
54	VCIR	-682.3	-536.0	134	COM14 COM13	3980.5	-198.4
55	VDD	-552.5	-536.0	135	COM13	3980.5	-108.4
56	VDD	-332.3 -487.5	-536.0	136	COM12 COM11	3980.5	-63.4
57	VDD	-422.5	-536.0	137	COM10	3980.5	-03.4
58	VDD	-357.5	-536.0	138	COM10	3980.5	26.6
59	VDDIO	-292.5	-536.0	139	COM9	3980.5	71.6
60	VDDIO	-292.3	-536.0	140	COM7	3980.5	116.6
61	VDDIO	-162.5	-536.0	141	COM6	3980.5	161.6
62	VCC	-97.5	-536.0	142	COM5	3980.5	206.6
63	VCC	-32.5	-536.0	143	COM3	3980.5	251.6
64	VCC	32.5	-536.0	143	COM3	3980.5	296.6
65	VDDIO	97.5	-536.0	145	COM2	3980.5	341.6
66	BS0	162.5	-536.0	146	COM1	3980.5	386.6
67	VSS	227.5	-536.0	147	COM0	3980.5	431.6
68	BS1	292.5	-536.0	148	NC	3980.5	501.1
69	VDDIO	357.5	-536.0	149	NC	3856.5	501.1
70	BS2	422.5	-536.0	150	NC NC	3766.5	501.1
71	VSS	487.5	-536.0	151	NC NC	3676.5	501.1
72		552.5	-536.0				479.1
73	FR CL		-536.0	152 153	NC NC	3585.2 3533.3	479.1
74	VSS	617.5 682.5	-536.0	153	NC NC	3481.3	479.1
75	CS#	747.5	-536.0	155	SEG0	3429.4	479.1
76	RES#	812.5	-536.0	156	SEG1	3377.4	479.1
77	D/C#	877.5	-536.0	157	SEG2	3325.5	479.1
78	VSS	942.5	-536.0	158	SEG3	3273.5	479.1
79 80	R/W#(WR#) E(RD#)	1007.5 1072.5	-536.0 -536.0	159 160	SEG4 SEG5	3221.5 3169.6	479.1 479.1

Pad no.	Pad Name	X-pos	Y-pos
161	SEG6 SEG7	3117.6 3065.7	479.1 479.1
162 163	SEG8	3013.7	479.1
164	SEG9	2961.7	479.1
165	SEG10	2909.8	479.1
166	SEG11	2857.8	479.1
167	SEG12	2805.9	479.1
168	SEG13	2753.9	479.1
169 170	SEG14 SEG15	2701.9 2650.0	479.1 479.1
171	SEG15	2598.0	479.1
172	SEG17	2546.1	479.1
173	SEG18	2494.1	479.1
174	SEG19	2442.1	479.1
175	SEG20	2390.2	479.1
176	SEG21	2338.2	479.1
177 178	SEG22	2286.3 2234.3	479.1 479.1
179	SEG23 SEG24	2182.3	479.1
180	SEG25	2130.4	479.1
181	SEG26	2078.4	479.1
182	SEG27	2026.5	479.1
183	SEG28	1974.5	479.1
184	SEG29	1922.5	479.1
185	SEG30	1870.6	479.1 479.1
186 187	SEG31 SEG32	1818.6 1766.7	479.1
188	SEG32 SEG33	1714.7	479.1
189	SEG34	1662.7	479.1
190	SEG35	1610.8	479.1
191	SEG36	1558.8	479.1
192	SEG37	1506.9	479.1
193	SEG38	1454.9	479.1
194 195	SEG39 SEG40	1402.9 1351.0	479.1 479.1
195	SEG40 SEG41	1299.0	479.1
197	SEG42	1247.1	479.1
198	SEG43	1195.1	479.1
199	SEG44	1143.1	479.1
200	SEG45	1091.2	479.1
201	SEG46	1039.2	479.1
202	SEG47	987.3 935.3	479.1 479.1
203	SEG48 SEG49	935.3 883.3	479.1
205	SEG50	831.4	479.1
206	SEG51	779.4	479.1
207	SEG52	727.5	479.1
208	SEG53	675.5	479.1
209	SEG54	623.5	479.1
210	SEG55	571.6	479.1
211	SEG56 SEG57	519.6 467.7	479.1 479.1
212	SEG57 SEG58	467.7 415.7	479.1 479.1
214	SEG59	363.7	479.1
215	SEG60	259.8	479.1
216	SEG61	207.9	479.1
217	SEG62	155.9	479.1
218	SEG63	103.9	479.1
219 220	SEG64 SEG65	52.0 0.0	479.1 479.1
221	SEG65 SEG66	-52.0	479.1
222	SEG67	-103.9	479.1
223	SEG68	-155.9	479.1
224	SEG69	-207.8	479.1
225	SEG70	-259.8	479.1
226	SEG71	-311.8	479.1
227 228	SEG72 SEG73	-363.7 -415.7	479.1 479.1
229	SEG73 SEG74	-413.7 -467.6	479.1
230	SEG75	-519.6	479.1
231	SEG76	-571.6	479.1
232	SEG77	-623.5	479.1
233	SEG78	-675.5	479.1
234	SEG79	-727.4	479.1
235	SEG80	-779.4	479.1
236 237	SEG81 SEG82	-831.4 -883.3	479.1 479.1
238	SEG82	-935.3	479.1
239	SEG84	-987.2	479.1
240	SEG85	-1039.2	479.1


Pad no.	Pad Name	X-pos	Y-pos
241	SEG86	-1091.2	479.1
242 243	SEG87 SEG88	-1143.1 -1195.1	479.1 479.1
244	SEG89	-1193.1	479.1
245	SEG90	-1299.0	479.1
246	SEG91	-1351.0	479.1
247	SEG92	-1402.9	479.1
248	SEG93	-1454.9	479.1
249 250	SEG94 SEG95	-1506.8 -1558.8	479.1 479.1
251	SEG96	-1610.8	479.1
252	SEG97	-1662.7	479.1
253	SEG98	-1714.7	479.1
254	SEG99	-1766.6	479.1
255 256	SEG100 SEG101	-1818.6 -1870.6	479.1 479.1
257	SEG101	-1922.5	479.1
258	SEG103	-1974.5	479.1
259	SEG104	-2026.4	479.1
260	SEG105 SEG106	-2078.4 -2130.4	479.1 479.1
261 262	SEG100	-2182.3	479.1
263	SEG107	-2234.3	479.1
264	SEG109	-2286.2	479.1
265	SEG110	-2338.2	479.1
266	SEG111	-2390.2	479.1
267 268	SEG112 SEG113	-2442.1 -2494.1	479.1 479.1
269	SEG113	-2546.0	479.1
270	SEG115	-2598.0	479.1
271	SEG116	-2650.0	479.1
272	SEG117	-2701.9 -2753.9	479.1
273 274	SEG118 SEG119	-2753.9 -2805.8	479.1 479.1
275	SEG120	-2857.8	479.1
276	SEG121	-2909.8	479.1
277	SEG122	-2961.7	479.1
278 279	SEG123 SEG124	-3013.7 -3065.6	479.1 479.1
280	SEG124 SEG125	-3117.6	479.1
281	SEG126	-3169.6	479.1
282	SEG127	-3221.5	479.1
283	SEG128	-3273.5	479.1
284 285	SEG129 SEG130	-3325.4 -3377.4	479.1 479.1
286	SEG130	-3429.4	479.1
287	NC	-3481.3	479.1
288	NC	-3533.3	479.1
289	NC NC	-3585.2	479.1
290 291	NC NC	-3676.5 -3766.5	501.1 501.1
292	NC	-3856.5	501.1
293	NC	-3980.5	501.1
294	COM32	-3980.5	431.6
295 296	COM33	-3980.5	386.6
296	COM34 COM35	-3980.5 -3980.5	341.6 296.6
298	COM36	-3980.5	251.6
299	COM37	-3980.5	206.6
300	COM38	-3980.5	161.6
301	COM39	-3980.5	116.6
302 303	COM40 COM41	-3980.5 -3980.5	71.6 26.6
304	COM42	-3980.5	-18.4
305	COM43	-3980.5	-63.4
306	COM44	-3980.5	-108.4
307 308	COM45 COM46	-3980.5 -3980.5	-153.4 -198.4
308	COM46 COM47	-3980.5	-198.4
310	COM48	-3980.5	-288.4
311	COM49	-3980.5	-333.4
312	COM50	-3980.5	-378.4
313 314	COM51 COM52	-3980.5 -3980.5	-423.4 -468.4
5.17	001102	5,50.5	

 SSD1305
 Rev 1.8
 P 11/71
 Jul 2007
 Solomon Systech

### 6 PIN ARRANGEMENT

### 6.1 SSD1305T6R1 pin assignment

Figure 6-1: SSD1305T6R1 Pin Assignment



Solomon Systech Jul 2007 | P 12/71 | Rev 1.8 | SSD1305

Table 6-1: SSD1305T6R1 Pin Assignment Table

	Table	e 6
Pin#	Name	
1	NC	
3	VCC VCOMH	
4	IREF	
5	D7	
6	D6	
7	D5	
9	D4 D3	
10	D2	
11	D1	
12	D0	
13 14	E(RD#) R/W#	
15	D/C#	
16	RES#	
17	CS#	
18 19	FR	
20	BS2 BS1	
21	VDDIO	
22	VDD	
23	VCIR	
24 25	BGGND VBREF	
26	NC	
27	FB	
28	VDDB	
29 30	GDR VSS	
31	NC	
32	NC	
33	NC	
34 35	COM63 COM61	
36	COM59	
37	COM57	
38 39	COM55 COM53	
40	COM51	
41	COM49	
42	COM47	
43 44	COM 45 COM 43	
45	COM41	
46	COM39	
47 48	COM37 COM35	
49	COM33	
50	COM31	
51	COM29	
52 53	COM27 COM25	
54	COM23	
55	COM21	
56	COM 19	
57 58	COM 17 COM 15	
59	COM 13	
60	COM 11	
61	COM9	
62 63	COM7 COM5	
64	COM3	
65	COM1	
66	NC	
67 68	NC NC	
69	NC	
70	NC	
71 72	NC NC	
73	SEG131	
74	SEG130	
75 76	SEG129	
76 77	SEG128 SEG127	
78	SEG126	
79 90	SEG125	
80	SEG124	

1 : SSE	1305T6
Pin#	Name
81 82	SEG123 SEG122
83	SEG121
84 85	SEG120 SEG119
86	SEG118
87	SEG117
88 89	SEG116 SEG115
90	SEG114
91 92	SEG113 SEG112
93	SEG111
94	SEG110
95 96	SEG109 SEG108
97	SEG107
98 99	SEG106 SEG105
100	SEG104
101 102	SEG103 SEG102
103	SEG101
104	SEG100
105 106	SEG99 SEG98
107	SEG97
108	SEG96 SEG95
110	SEG94
111	SEG93
112 113	SEG92 SEG91
114	SEG90
115 116	SEG89 SEG88
117	SEG87
118	SEG86
119 120	SEG85 SEG84
121	SEG83
122 123	SEG82 SEG81
124	SEG80
125 126	SEG79 SEG78
127	SEG77
128	SEG76
129 130	SEG75 SEG74
131	SEG73
132 133	SEG72 SEG71
134	SEG70
135	SEG69 SEG68
136 137	SEG67
138	SEG66
139 140	SEG65 SEG64
141	SEG63
142 143	SEG62 SEG61
144	SEG60
145	SEG59
146 147	SEG58 SEG57
148	SEG56
149 150	SEG55 SEG54
151	SEG53
152	SEG52
153 154	SEG51 SEG50
155	SEG49
156 157	SEG48 SEG47
158	SEG46
159 160	SEG45
160	SEG44

	55151111
Pin#	Name
161	SEG43
162	SEG42
163	SEG41
164	SEG40
165	SEG39
166	SEG38
167	SEG37
168	SEG36
169	SEG35
170	SEG34
171	SEG33
172	SEG32
174	SEG30
175	SLG29
176	SEG28
177	SEG27
178	SEG26
179	SEG25
180	SEG24
181	SEG23
182	SEG22
183	SEG21
184	SEG20
185	SEG19
186	SEG18
187	SEG17
188	SEG16
189	SEG15
190	SEG14
191	SEG13
192	SEG12
193	SEG11
194	SEG10
195	SEG9
196	SEG8
197	SEG7
198	SEG6
199	SEG5
200	SEG4
201	SEG3
202	SEG2
203	SEG1
204	SEG0
205	NC NC
206	NC
206	
	NC
209	NC
210	NC
211	NC
212	NC
213	NC
214	NC
215	NC
216	COM0
217	COM2
218	COM4
219	COM6
220	COM8
224	COM460

Pin#	Name
241	COM50
242	COM52
243	COM54
244	COM56
245	COM58
246	COM60
247	COM62
248	NC
249	NC

**SSD1305** Rev 1.8 P 13/71 Jul 2007 **Solomon Systech** 

221

222

223

224 225 226

227

233

234

240

COM 10

COM 12

COM 16 COM 18

COM20

COM22

COM26 COM28 COM30 COM32

COM34

COM36

COM38 COM40 COM42 COM44 COM46 COM48

### 6.2 SSD1305T7R1 pin assignment

Figure 6-2: SSD1305T7R1 Pin Assignment



 Solomon Systech
 Jul 2007 | P 14/71 | Rev 1.8 | SSD1305

Table 6-2: SSD1305T7R1 Pin Assignment

		Ta	ible 6-2	2 : SSD	130	<u> 5T7R1</u>	Pin Ass
Pin #	Name	i [	Pin#	Name		Pin #	Name
1	NC		81	SEG123		161	SEG43
2	VCC		82	SEG122		162	SEG42
3	VCOMH		83	SEG121		163	SEG41
4	IREF	i L	84	SEG120		164	SEG40
5	D7	i L	85	SEG119		165	SEG39
6	D6	l [	86	SEG118		166	SEG38
7	D5	i L	87	SEG117		167	SEG37
8	D4		88	SEG116		168	SEG36
9	D3	i L	89	SEG115		169	SEG35
10	D2	i L	90	SEG114		170	SEG34
11	D1	i L	91	SEG113		171	SEG33
12	D0	l [	92	SEG112		172	SEG32
13	E/RD#		93	SEG111		173	SEG31
14	R/W#		94	SEG110		174	SEG30
15	D/C#	i L	95	SEG109		175	SEG29
16	RES#		96	SEG108		176	SEG28
17	CS#		97	SEG107		177	SEG27
18	NC	i L	98	SEG106		178	SEG26
19	BS2		99	SEG105		179	SEG25
20	BS1	i L	100	SEG104		180	SEG24
21	VDD	i L	101	SEG103		181	SEG23
22	NC	i L	102	SEG102		182	SEG22
23	NC	i L	103	SEG101		183	SEG21
24	NC	i L	104	SEG100		184	SEG20
25	VBREF		105	SEG99		185	SEG19
26	NC	}	106	SEG98		186	SEG18
27	FB	}	107	SEG97		187	SEG17
28	VDDB	-	108	SEG96		188	SEG16
29	GDR	-	109	SEG95		189	SEG15
30	VSS	l	110	SEG94		190	SEG14
31	NC	l	111	SEG93		191	SEG13
32	NC	l  -	112	SEG92		192	SEG12
33	NC	ł ŀ	113	SEG91		193	SEG11
34	COM63	l	114	SEG90		194	SEG10
35	COM61	l  -	115	SEG89		195	SEG9
36	COM59	l	116	SEG88		196	SEG8
37	COM57	i  -	117	SEG87		197	SEG7
38	COM55	l	118	SEG86		198	SEG6
39 40	COM53 COM51	ŀ	119 120	SEG85 SEG84		199	SEG5 SEG4
40	COM49	l	121	SEG83		200 201	SEG3
42	COM47	l  -	122	SEG82		202	SEG2
43	COM45	l  -	123	SEG81		203	SEG1
44	COM43	l  -	124	SEG80		204	SEG0
45	COM41	-	125	SEG79		205	NC
46	COM39	l	126	SEG78		206	NC
47	COM37	l	127	SEG77		207	NC
48	COM35	l ⊦	128	SEG76		208	NC
49	COM33	i F	129	SEG75		209	NC
50	COM31	i F	130	SEG74		210	NC
51	COM29	i F	131	SEG73		211	NC
52	COM27	l	132	SEG72		212	NC
53	COM25	l	133	SEG71		213	NC
54	COM23	l	134	SEG70		214	NC
55	COM21	l	135	SEG69		215	NC
56	COM19	l	136	SEG68		216	COM0
57	COM17		137	SEG67		217	COM2
58	COM15	i t	138	SEG66		218	COM4
59	COM13		139	SEG65		219	COM6
60	COM11		140	SEG64		220	COM8
61	COM9	ľ	141	SEG63		221	COM10
62	COM7	ľ	142	SEG62		222	COM12
63	COM5	[	143	SEG61		223	COM14
64	COM3	l [	144	SEG60		224	COM16
65	COM1		145	SEG59		225	COM18
66	NC	[	146	SEG58		226	COM20
67	NC	[	147	SEG57		227	COM22
68	NC	[	148	SEG56		228	COM24
69	NC	l [	149	SEG55		229	COM26
70	NC	l [	150	SEG54		230	COM28
71	NC	[	151	SEG53		231	COM30
72	NC	/ [	152	SEG52		232	COM32
73	SEG131	/ [	153	SEG51		233	COM34
74	SEG130	[	154	SEG50		234	COM36
75	SEG129	<u> </u>	155	SEG49		235	COM38
76	SEG128	[	156	SEG48		236	COM40
77	SEG127		157	SEG47		237	COM42
78	SEG126		158	SEG46		238	COM44
79	SEG125	}	159	SEG45		239	COM46
80	SEG124	l L	160	SEG44		240	COM48

Pin #	Name
241	COM50
242	COM52
243	COM54
244	COM56
245	COM58
246	COM60
247	COM62
248	NC
249	NC

**SSD1305** Rev 1.8 P 15/71 Jul 2007 **Solomon Systech** 

### 7 PIN DESCRIPTION

**Key:** I = Input, O = Output, IO = Bi-directional (input/output), P = Power pin

**Table 7-1: Pin Description** 

Pin Name	Pin Type	Description
$V_{ m DD}$	P	Power supply pin for core logic operation.
$V_{ m DDIO}$	P	Power supply for interface logic level. It should be match with MCU interface voltage level. $V_{\rm DDIO}$ must always be equal or lower than $V_{\rm DD}$ .
V <sub>CC</sub>	P	Power supply for panel driving voltage. This is also the most positive power voltage supply pin.
V <sub>SS</sub>	P	This is a ground pin.
V <sub>LSS</sub>	P	This is an analog ground pin. It should be connected to $V_{SS}$ externally.
V <sub>COMH</sub>	0	The pin for COM signal deselected voltage level. A capacitor should be connected between this pin and $V_{\rm SS}$ .
BGGND	P	This pin must be connected to ground.
$V_{ m DDB}$	P	This is a power supply pin for internal buffer of the DC-DC voltage converter. It must be connected to $V_{DD}$ . Refer to Section 8.11 for DC-DC converter details.
V <sub>SSB</sub>	P	This is a ground pin for internal buffer of the DC-DC voltage converter. It must be connected to $V_{SS}$ . Refer to Section 8.11 for DC-DC converter details.
GDR	0	This output pin drives the gate of external NMOS in DC-DC circuit. Refer to Section 8.11 for DC-DC converter details. It should be kept NC (i.e. Float during normal operation) when internal DC-DC converter is not used.
FB	I	Feedback resistor input pin for DC-DC circuit. It is used to adjust DC-DC output voltage level, $V_{\rm CC}$ . Refer to Section 8.11 for DC-DC converter details. It should be kept NC (i.e. Float during normal operation) when internal DC-DC converter is not used.
V <sub>BREF</sub>	P	Internal voltage reference pin for DC-DC circuit. A stabilization capacitor should be connected to ground. Refer to Section 8.11 for DC-DC converter details. It should be kept NC (i.e. Float during normal operation) when internal DC-DC converter is not used.
V <sub>CIR</sub>	0	This is a reserved pin. It should be kept NC (i.e. Float during normal operation).
BS[2:0]	I	MCU bus interface selection pins. Please refer to Table 7-2 for the details of setting.
$I_{ m REF}$	I	This is segment output current reference pin. A resistor should be connected between this pin and $V_{SS}$ to maintain the $I_{REF}$ current at 10uA. Please refer to Figure 8-18 for the details of resistor value.
FR	О	This pin outputs RAM write synchronization signal. Proper timing between MCU data writing and frame display timing can be achieved to prevent tearing effect. It should be kept NC if it is not used. Please refer to Section 8.4 for details usage.
CL	I	This is external clock input pin. When internal clock is enabled (i.e. HIGH in CLS pin), this pin is not used and should be connected to $V_{SS}$ . When internal clock is disabled (i.e. LOW in CLS pin), this pin is the external clock source input pin.

 Solomon Systech
 Jul 2007
 P 16/71
 Rev 1.8
 SSD1305

Pin Name	Pin Type	Description
CLS	I	This is internal clock enable pin. When it is pulled HIGH (i.e. connect to $V_{DDIO}$ ), internal clock is enabled. When it is pulled LOW, the internal clock is disabled; an external clock source must be connected to the CL pin for normal operation.
RES#	I	This pin is reset signal input. When the pin is LOW, initialization of the chip is executed. Keep this pin HIGH (i.e. connect to $V_{\rm DDIO}$ ) during normal operation.
CS#	I	This pin is the chip select input. (active LOW)
D/C#	I	This is Data/Command control pin. When it is pulled HIGH (i.e. connect to $V_{DDIO}$ ), the data at D[7:0] is treated as data. When it is pulled LOW, the data at D[7:0] will be transferred to the command register. In I <sup>2</sup> C mode, this pin acts as SA0 for slave address selection. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams: Figure 13-1 to Figure 13-5.
E (RD#)	I	When interfacing to a 6800-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH (i.e. connect to $V_{DDIO}$ ) and the chip is selected. When connecting to an 8080-microprocessor, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial interface is selected, this pin must be connected to $V_{SS}$ .
R/W#(WR#)	I	This is read / write control input pin connecting to the MCU interface. When interfacing to a 6800-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH (i.e. connect to $V_{\rm DDIO}$ ) and write mode when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. When serial interface is selected, this pin must be connected to $V_{\rm SS}$ .
D[7:0]	IO	These are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial interface mode is selected, D0 will be the serial clock input: SCLK; D1 will be the serial data input: SDIN and D2 should be left opened. When I²C mode is selected, D2, D1 should be tied together and serve as SDA <sub>out</sub> , SDA <sub>in</sub> in application and D0 is the serial clock input, SCL.
TR0-TR11	-	Testing reserved pins. It should be kept NC.
SEG0 ~ SEG131	О	These pins provide Segment switch signals to OLED panel. They are in high impedance stage when display is OFF.
COM0 ~ COM63	О	These pins provide Common switch signals to OLED panel. They are in high impedance state when display is OFF.
NC	-	This is dummy pin. Do not group or short NC pins together.

**Table 7-2: MCU Bus Interface Pin Selection** 

Pin Name	I <sup>2</sup> C Interface	6800- parallel interface (8 bit)	8080- parallel interface (8 bit)	Serial interface	
BS0	0	0	0	0	Note
BS1	1	0	1		$^{(1)}$ 0 is connected to $V_{SS}$
BS2	0	1	1	0	(2) 1 is connected to V <sub>DDIO</sub>

 SSD1305
 Rev 1.8
 P 17/71
 Jul 2007
 Solomon Systech

#### 8 FUNCTIONAL BLOCK DESCRIPTIONS

#### 8.1 MCU Interface selection

SSD1305 MCU interface consist of 8 data pins and 5 control pins. The pin assignment at different interface mode is summarized in Table 8-1. Different MCU mode can be set by hardware selection on BS[2:0] pins (please refer to Table 7-2 for BS[2:0] setting).

Table 8-1: MCU interface assignment under different bus interface mode

Pin Name	Data/C	Oata/Command Interface Control Signal											
Bus													
Interface	<b>D7</b>	<b>D6</b>	D5	D4	D3	D2	D1	<b>D</b> 0	E	R/W#	CS#	D/C#	RES#
8-bit 8080		D[7:0]							RD#	WR#	CS#	D/C#	RES#
8-bit 6800		D[7:0] E R/W# CS# D/C# RES#											
SPI	Tie LO	Tie LOW NC SDIN SCLK					SCLK	Tie LO	W	CS#	D/C#	RES#	
$I^2C$	Tie LO	W				SDA <sub>OUT</sub>	$SDA_{IN}$	SCL	Tie LO	W		SA0	RES#

#### 8.1.1 MCU Parallel 6800-series Interface

The parallel interface consists of 8 bi-directional data pins (D[7:0]), R/W#, D/C#, E and CS#.

A LOW in R/W# indicates WRITE operation and HIGH in R/W# indicates READ operation. A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write. The E input serves as data latch signal while CS# is LOW. Data is latched at the falling edge of E signal.

Table 8-2: Control pins of 6800 interface

Function	E	<b>R/W</b> #	CS#	D/C#
Write command	$\downarrow$	L	L	L
Read status	$\downarrow$	Н	L	L
Write data	$\downarrow$	L	L	Н
Read data	<b>↓</b>	Н	L	Н

#### Note


(1) ↓ stands for falling edge of signal H stands for HIGH in signal

L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 8-1.

Solomon Systech Jul 2007 | P 18/71 | Rev 1.8 | SSD1305

Figure 8-1: Data read back procedure - insertion of dummy read




#### 8.1.2 MCU Parallel 8080-series Interface


The parallel interface consists of 8 bi-directional data pins (D[7:0]), RD#, WR#, D/C# and CS#.

A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write. A rising edge of RD# input serves as a data READ latch signal while CS# is kept LOW. A rising edge of WR# input serves as a data/command WRITE latch signal while CS# is kept LOW.

Figure 8-2: Example of Write procedure in 8080 parallel interface mode



Figure~8-3: Example~of~Read~procedure~in~8080~parallel~interface~mode



**SSD1305** | Rev 1.8 | P 19/71 | Jul 2007 | **Solomon Systech** 

Table 8-3: Control pins of 8080 interface (Form 1)

Function	RD#	WR#	CS#	D/C#
Write command	Н	<b>↑</b>	L	L
Read status	<b>↑</b>	Н	L	L
Write data	Н	<b>↑</b>	L	Н
Read data	<b>↑</b>	Н	L	Н

#### Note

- (1) ↑ stands for rising edge of signal
- (2) H stands for HIGH in signal
- (3) L stands for LOW in signal
- (4) Refer to Figure 13-2 for Form 1 8080-Series MPU Parallel Interface Timing Characteristics

Alternatively, RD# and WR# can be keep stable while CS# serves as the data/command latch signal.

Table 8-4: Control pins of 8080 interface (Form 2)


Function	RD#	WR#	CS#	D/C#
Write command	Н	L	1	L
Read status	L	Н	<b>↑</b>	L
Write data	Н	L	<b>↑</b>	Н
Read data	L	Н	<b>↑</b>	Н

#### Note

- (1) ↑ stands for rising edge of signal
- (2) H stands for HIGH in signal
- (3) L stands for LOW in signal
- (4) Refer to Figure 13-3 for Form 2 8080-Series MPU Parallel Interface Timing Characteristics

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 8-4.

Figure 8-4: Display data read back procedure - insertion of dummy read



**Solomon Systech** Jul 2007 | P 20/71 | Rev 1.8 | **SSD1305** 

#### **8.1.3** MCU Serial Interface

The serial interface consists of serial clock SCLK, serial data SDIN, D/C#, CS#. In SPI mode, D0 acts as SCLK, D1 acts as SDIN. For the unused data pins, D2 should be left open. The pins from D3 to D7, E and R/W# can be connected to an external ground.


Table 8-5: Control pins of Serial interface

Function	E	R/W#	CS#	D/C#
Write command	Tie LOW	Tie LOW	L	L
Write data	Tie LOW	Tie LOW	L	Н

SDIN is shifted into an 8-bit shift register on every rising edge of SCLK in the order of D7, D6, ... D0. D/C# is sampled on every eighth clock and the data byte in the shift register is written to the Graphic Display Data RAM (GDDRAM) or command register in the same clock.

Under serial mode, only write operations are allowed.

Figure 8-5: Write procedure in SPI mode



### 8.1.4 MCU I<sup>2</sup>C Interface

The  $I^2C$  communication interface consists of slave address bit SA0,  $I^2C$ -bus data signal SDA (SDA<sub>OUT</sub>/D<sub>2</sub> for output and SDA<sub>IN</sub>/D<sub>1</sub> for input) and  $I^2C$ -bus clock signal SCL (D<sub>0</sub>). Both the data and clock signals must be connected to pull-up resistors. RES# is used for the initialization of device.

#### a) Slave address bit (SA0)

SSD1305 has to recognize the slave address before transmitting or receiving any information by the  $I^2C$ -bus. The device will respond to the slave address following by the slave address bit ("SA0" bit) and the read/write select bit ("R/W#" bit) with the following byte format,

 $b_7 b_6 b_5 b_4 b_3 b_2 b_1 b_0$ 

0 1 1 1 1 0 SA0 R/W#

"SA0" bit provides an extension bit for the slave address. Either "0111100" or "0111101", can be selected as the slave address of SSD1305. D/C# pin acts as SA0 for slave address selection.

"R/W#" bit is used to determine the operation mode of the  $I^2C$ -bus interface. R/W#=1, it is in read mode. R/W#=0, it is in write mode.

**SSD1305** | Rev 1.8 | P 21/71 | Jul 2007 | **Solomon Systech** 

#### b) I<sup>2</sup>C-bus data signal (SDA)

- SDA acts as a communication channel between the transmitter and the receiver. The data and the acknowledgement are sent through the SDA.
- It should be noticed that the ITO track resistance and the pulled-up resistance at "SDA" pin becomes a voltage potential divider. As a result, the acknowledgement would not be possible to attain a valid logic 0 level in "SDA".
- "SDA<sub>IN</sub>" and "SDA<sub>OUT</sub>" are tied together and serve as SDA. The "SDA<sub>IN</sub>" pin must be connected to act as SDA. The "SDA<sub>OUT</sub>" pin may be disconnected. When "SDA<sub>OUT</sub>" pin is disconnected, the acknowledgement signal will be ignored in the  $I^2$ C-bus.
- c) I<sup>2</sup>C-bus clock signal (SCL)
  - The transmission of information in the I<sup>2</sup>C-bus is following a clock signal, SCL. Each transmission of data bit is taken place during a single clock period of SCL.

### 8.1.4.1 I<sup>2</sup>C-bus Write data

The  $I^2C$ -bus interface gives access to write data and command into the device. Please refer to Figure 8-6 for the write mode of  $I^2C$ -bus in chronological order.

Note: Co - Continuation bit D/C# - Data / Command Selection bit ACK - Acknowledgement SA0 - Slave address bit R/W# - Read / Write Selection bit Write mode  $S-Start\ Condition\ /\ P-Stop\ Condition$  $\Pi\Pi\Pi$ Control byte Data byte Slave Address 1 byte  $n \geq 0$  bytes  $m \ge 0$  words MSB .....LSB SSD1305 Slave Address Control byte

Figure 8-6: I2C-bus data format

Solomon Systech Jul 2007 | P 22/71 | Rev 1.8 | SSD1305

### 8.1.4.2 Write mode for $I^2C$

- 1) The master device initiates the data communication by a start condition. The definition of the start condition is shown in Figure 8-7. The start condition is established by pulling the SDA from HIGH to LOW while the SCL stays HIGH.
- 2) The slave address is following the start condition for recognition use. For the SSD1305, the slave address is either "b0111100" or "b0111101" by changing the SA0 to LOW or HIGH (D/C pin acts as SA0).
- 3) The write mode is established by setting the R/W# bit to logic "0".
- 4) An acknowledgement signal will be generated after receiving one byte of data, including the slave address and the R/W# bit. Please refer to the Figure 8-8 for the graphical representation of the acknowledge signal. The acknowledge bit is defined as the SDA line is pulled down during the HIGH period of the acknowledgement related clock pulse.
- 5) After the transmission of the slave address, either the control byte or the data byte may be sent across the SDA. A control byte mainly consists of Co and D/C# bits following by six "0" 's.
  - a. If the Co bit is set as logic "0", the transmission of the following information will contain data bytes only.
  - b. The D/C# bit determines the next data byte is acted as a command or a data. If the D/C# bit is set to logic "0", it defines the following data byte as a command. If the D/C# bit is set to logic "1", it defines the following data byte as a data which will be stored at the GDDRAM. The GDDRAM column address pointer will be increased by one automatically after each data write.
- 6) Acknowledge bit will be generated after receiving each control byte or data byte.
- 7) The write mode will be finished when a stop condition is applied. The stop condition is also defined in Figure 8-7. The stop condition is established by pulling the "SDA in" from LOW to HIGH while the "SCL" stays HIGH.




Figure 8-7: Definition of the Start and Stop Condition

**SSD1305** | Rev 1.8 | P 23/71 | Jul 2007 | **Solomon Systech** 

DATA OUTPUT
BY TRANSMITTER

DATA OUTPUT
BY RECEIVER

SCL FROM
MASTER

1
2
8
9
Clock pulse for acknowledgement
Condition

Figure 8-8: Definition of the acknowledgement condition

Please be noted that the transmission of the data bit has some limitations.

- 1. The data bit, which is transmitted during each SCL pulse, must keep at a stable state within the "HIGH" period of the clock pulse. Please refer to the Figure 8-9 for graphical representations. Except in start or stop conditions, the data line can be switched only when the SCL is LOW.
- 2. Both the data line (SDA) and the clock line (SCL) should be pulled up by external resistors.




Figure 8-9: Definition of the data transfer condition

#### 8.2 Command Decoder


This module determines whether the input data is interpreted as data or command. Data is interpreted based upon the input of the D/C# pin.

If D/C# pin is HIGH, D[7:0] is interpreted as display data written to Graphic Display Data RAM (GDDRAM). If it is LOW, the input at D[7:0] is interpreted as a command. Then data input will be decoded and written to the corresponding command register.

Solomon Systech Jul 2007 | P 24/71 | Rev 1.8 | SSD1305

#### 8.3 Oscillator Circuit and Display Time Generator

Figure 8-10: Oscillator Circuit and Display Time Generator



This module is an on-chip LOW power RC oscillator circuitry. The operation clock (CLK) can be generated either from internal oscillator or external source CL pin. This selection is done by CLS pin. If CLS pin is pulled HIGH, internal oscillator is chosen and CL should be left open. Pulling CLS pin LOW disables internal oscillator and external clock must be connected to CL pins for proper operation. When the internal oscillator is selected, its output frequency Fosc can be changed by command D5h A[7:4].

The display clock (DCLK) for the Display Timing Generator is derived from CLK. The division factor "D" can be programmed from 1 to 16 by command D5h

$$DCLK = F_{OSC} / D$$

The frame frequency of display is determined by the following formula.

$$F_{FRM} = \frac{F_{osc}}{D \times K \times No. \text{ of Mux}}$$

where

- D stands for clock divide ratio. It is set by command D5h A[3:0]. The divide ratio has the range from 1 to 16.
- K is the number of display clocks per row. The value is derived by

K = Phase 1 period + Phase 2 period + BANK0 pulse width

= 2 + 2 + 50 = 54 at power on reset


(Please refer to Section 8.6 "Segment Drivers / Common Drivers" for the details of the "Phase")

- Number of multiplex ratio is set by command A8h. The power on reset value is 63 (i.e. 64MUX).
- F<sub>OSC</sub> is the oscillator frequency. It can be changed by command D5h A[7:4]. The higher the register setting results in higher frequency.

**SSD1305** | Rev 1.8 | P 25/71 | Jul 2007 | **Solomon Systech** 

### 8.4 FR synchronization

FR synchronization signal can be used to prevent tearing effect.



The starting time to write a new image to OLED driver is depended on the MCU writing speed. If MCU can finish writing a frame image within one frame period, it is classified as fast write MCU. For MCU needs longer writing time to complete (more than one frame but within two frames), it is a slow write one.

**For fast write MCU:** MCU should start to write new frame of ram data just after rising edge of FR pulse and should be finished well before the rising edge of the next FR pulse.

**For slow write MCU**: MCU should start to write new frame ram data after the falling edge of the 1<sup>st</sup> FR pulse and must be finished before the rising edge of the 3<sup>rd</sup> FR pulse.

#### 8.5 Reset Circuit

When RES# input is LOW, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 132 x 64 Display Mode
- 3. Normal segment and display data column address and row address mapping (SEG0 mapped to address 00h and COM0 mapped to address 00h)
- 4. Shift register data clear in serial interface
- 5. Display start line is set at display RAM address 0
- 6. Column address counter is set at 0
- 7. Normal scan direction of the COM outputs
- 8. Contrast control register is set at 80h
- 9. Normal display mode (Equivalent to A4h command)

**Solomon Systech** Jul 2007 | P 26/71 | Rev 1.8 | **SSD1305** 

#### **8.6** Segment Drivers / Common Drivers

Segment drivers deliver 132 current sources to drive the OLED panel. The driving current can be adjusted from 0 to 320uA with 256 steps. Common drivers generate voltage-scanning pulses.

The segment driving waveform is divided into three phases:

- 1. In phase 1, the OLED pixel charges of previous image are discharged in order to prepare for next image content display.
- 2. In phase 2, the OLED pixel is driven to the targeted voltage. The pixel is driven to attain the corresponding voltage level from  $V_{SS}$ . The period of phase 2 can be programmed in length from 1 to 15 DCLKs. If the capacitance value of the pixel of OLED panel is larger, a longer period is required to charge up the capacitor to reach the desired voltage.
- 3. In phase 3, the OLED driver switches to use current source to drive the OLED pixels and this is the current drive stage. SSD1305 employs PWM (Pulse Width Modulation) method to control the brightness of area color A, B, C, D color individually. The longer the waveform in current drive stage is, the brighter is the pixel and vice versa.




Figure 8-11: Segment Output Waveform in three phases

After finishing phase 3, the driver IC will go back to phase 1 to display the next row image data. This three-step cycle is run continuously to refresh image display on OLED panel.

The length of phase 3 for area colors: A,B,C and monochrome BANK0 can be configured by command 91h "Set Look Up Table". There are 64 steps available for each color but the one of color D is fixed at 64. The unit of the step is in DCLK.

For example, the look up table for area color A, B, is set to 20, 40 DCLKs respectively. Color B is set to be brighter than color A. Then the result segment output waveform of these two colors is shown below.





Figure 8-12: Segment Output Waveform for two different colors LUT setting

SSD1305 | Rev 1.8 | P 27/71 | Jul 2007 | Solomon Systech

In phase 3, the segment output waveforms under the monochrome mode and area color mode are different.


In monochrome mode, if the length of current drive pulse width is set to 50, after finishing 50 DCLKs in current drive phase, the driver IC will go back to phase 1 for next row display.

Figure 8-13: Example of Segment Output Waveform of monochrome display section under monochrome mode



In area color mode, the phase 3 of both BANK0 and area color banks (BANK1 to BANK32) are fixed into 64 DCLKs. For instance, if the length of the pulse width is set to 50, then after the end of 50 DCLKs of current drive phase, the segment waveform will be gone to  $V_{SS}$  level and the driver is still in current drive phase. This phase will be end after 64 DCLKs from the start of the phase is passed. And then the drive goes back to phase 1 for next row display. Figure 8-14 shows the example of the segment output waveform of area color display section when the pulse width of area color is set to 50.

Figure 8-14: Example of Segment Output Waveform of area color display section under area color mode



Solomon Systech Jul 2007 | P 28/71 | Rev 1.8 | SSD1305

#### 8.7 Graphic Display Data RAM (GDDRAM)

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 132 x 64 bits and the RAM is divided into eight pages, from PAGE0 to PAGE7, as shown in Figure 8-15. In GDDRAM, PAGE0 and PAGE1 are belonged to area color section with resolution 132x16. PAGE2 to PAGE7 are used for monochrome 132x48 dot matrix display.




Figure 8-15: GDDRAM pages structure of SSD1305

When one data byte is written into GDDRAM, all the rows image data of the same page of the current column are filled (i.e. the whole column (8 bits) pointed by the column address pointer is filled.). Data bit D0 is written into the top row, while data bit D7 is written into bottom row as shown in Figure 8-16.




Figure 8-16: Enlargement of GDDRAM (No row re-mapping and column-remapping)

**SSD1305** | Rev 1.8 | P 29/71 | Jul 2007 | **Solomon Systech** 


For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software as shown in Figure 8-15.

For vertical shifting of the display, an internal register storing the display start line can be set to control the portion of the RAM data to be mapped to the display (command D3h).

#### 8.8 Area Color Decoder

The 132x64 display matrix is divided into 8 pages. The first two pages, PAGE0 and PAGE1, are divided into 32 banks. BANK16 and BANK32 consist of a display area of 12x8 pixels. Other banks (BANK0 to BANK15 & BANK17 to BANK31) have matrices of 8x8 pixels. Each bank can be programmed to any one of the four colors (color A, B, C and D) as the example shown in Figure 8-17. Detailed operation can be referred to command 92h in Table 9-1.

Figure 8-17: Example of area color assignment on a 132x64 OLED panel



**Solomon Systech** Jul 2007 | P 30/71 | Rev 1.8 | **SSD1305** 

#### 8.9 SEG/COM Driving block

This block is used to derive the incoming power sources into the different levels of internal use voltage and current.

- V<sub>CC</sub> is the most positive voltage supply.
- ullet  $V_{COMH}$  is the Common deselected level. It is internally regulated.
- V<sub>LSS</sub> is the ground path of the analog and panel current.
- I<sub>REF</sub> is a reference current source for segment current drivers I<sub>SEG</sub>. The relationship between reference current and segment current of a color is:


 $I_{SEG} = Contrast / 256 x I_{REF} x scale factor$ 

in which

the contrast  $(0\sim255)$  is set by Set Contrast command 81h; and the scale factor is 32 by default.

The magnitude of  $I_{REF}$  is controlled by the value of resistor, which is connected between  $I_{REF}$  pin and Vss as shown in Figure 8-18. It is recommended to set  $I_{REF}$  to 10uA+/-2uA so as to achieve  $I_{SEG} = 320uA$  at maximum contrast 255.

Figure 8-18:  $I_{REF}$  Current Setting by Resistor Value



Since the voltage at  $I_{REF}$  pin is  $V_{CC} - 3V$ , the value of resistor R1 can be found as below.

R1 = (Voltage at 
$$I_{REF} - V_{SS}$$
) /  $I_{REF} = (V_{CC} - 3)$  / 10uA ≈ 910kΩ for  $V_{CC} = 12V$ .

**SSD1305** | Rev 1.8 | P 31/71 | Jul 2007 | **Solomon Systech** 

#### 8.10 Power ON and OFF sequence

The following figures illustrate the recommended power ON and power OFF sequence of SSD1305 (assume  $V_{DD}$  and  $V_{DDIO}$  are at the same voltage level).

#### Power ON sequence:

- 1. Power ON V<sub>DD</sub>, V<sub>DDIO</sub>.
- 2. After  $V_{DD}$ ,  $V_{DDIO}$  become stable, set RES# pin LOW (logic low) for at least 3us ( $t_1$ ) and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 3us (t<sub>2</sub>). Then Power ON V<sub>CC.</sub><sup>(1)</sup>
- 4. After V<sub>CC</sub> become stable, send command AFh for display ON. SEG/COM will be ON after 100ms  $(t_{AF}).$




Figure 8-19: The Power ON sequence

Power OFF sequence:

- 1. Send command AEh for display OFF. 2. Power OFF  $V_{CC}^{(1),(2)}$
- 3. Wait for  $t_{OFF}$ . Power OFF  $V_{DD}$ ,  $V_{DDIO}$ . (where Minimum  $t_{OFF}$ =0ms, Typical  $t_{OFF}$ =100ms)




Figure 8-20: The Power OFF sequence

### Note:

 $^{(1)}$  Since an ESD protection circuit is connected between  $V_{DD}$ ,  $V_{DDIO}$  and  $V_{CC}$ ,  $V_{CC}$  becomes lower than  $V_{DD}$  whenever  $V_{DD}$ ,  $V_{DDIO}$  is ON and  $V_{CC}$  is OFF as shown in the dotted line of  $V_{CC}$  in Figure 8-19 and Figure 8-20.

(2) V<sub>CC</sub> should be kept float (disable) when it is OFF.

Jul 2007 | P 32/71 | Rev 1.8 | SSD1305 Solomon Systech

#### 8.11 DC-DC Converter

This is a switching voltage generator circuit, designed for handheld applications. In the SSD1305 an internal DC-DC voltage converter accompanying an external application circuit (See Figure 8-21 below) can generate a high voltage supply,  $V_{CC}$  from a low voltage supply input,  $V_{DD}$ . The  $V_{CC}$  is the voltage supply to the OLED driver block. Below is an example application circuit for the input voltage of 2.8V  $V_{DD}$  to generate  $V_{CC}$  of 12V @0mA ~ 20mA application.




Figure 8-21: DC-DC voltage converter circuit

**Note**(1) L1, D1, Q1, C5 should be grouped close together on PCB layout.

 $^{(3)}$  The  $V_{CC}$  output voltage level can be adjusted by R1and R2, the reference formula is:

 $V_{CC} = 0.8x (R_1 + R_2) / R_2$ 

The value of  $(R_1+R_2)$  should be between 500k  $\Omega$ . to 2M $\Omega$ .

P 33/71 SSD1305 Rev 1.8 Jul 2007 Solomon Systech

<sup>(2)</sup> R1, R2, C1 should be grouped close together on PCB layout.

Table 8-6: Passive component selection

Components	Typical Value	Remark
L1	Inductor, 22uH	Over 0.5A current rating
		Low DC resistance
D1	Schottky diode	MBR0530 [On Semiconductor]
		0.5A
Q1	MOSFET	NTA4153N [On Semiconductor]
		Low Rds (Drain- source resistance)
		Over 0.5A current rating
R1	Resistor, $1M\Omega$	1%
R2	Resistor, $75K\Omega$	1%
C1	Capacitor, 68nF	6V
C2	Capacitor, 10uF	16V
C3	Capacitor, 10nF	16V
C4	Capacitor, 10nF	16V
C5	Capacitor, 10uF	16V
C6	Capacitor, 10nF	16V

 Solomon Systech
 Jul 2007
 P 34/71
 Rev 1.8
 SSD1305

### 9 COMMAND TABLE

**Table 9-1: Command Table** 

(D/C#=0, R/W#(WR#) = 0, E(RD#=1) unless specific setting is stated)

(D/C#=0, R/W#(WR#) = 0, E(RD#=1) unless specific setting is stated)  Fundamental Command Table											
						D3	<b>D2</b>	<b>D</b> 1	<b>D</b> 0	Command	Description
0	00~0F	0	0	0	0	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	X <sub>0</sub>	Set Lower Column Start Address for Page Addressing Mode	Set the lower nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET.
0	10~1F	0	0	0	1	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	$X_0$	Set Higher Column Start Address for Page Addressing Mode	Set the higher nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET.
0	20 A[1:0]	0 *	0 *	1 *	0 *	0 *	0 *	0 A <sub>1</sub>	0 A <sub>0</sub>	Set Memory Addressing Mode	A[1:0] = 00b, Horizontal Addressing Mode A[1:0] = 01b, Vertical Addressing Mode A[1:0] = 10b, Page Addressing Mode (RESET) A[1:0] = 11b, Invalid
0 0 0	21 A[7:0] B[7:0]	0 A <sub>7</sub> B <sub>7</sub>	0 A <sub>6</sub> B <sub>6</sub>	1 A <sub>5</sub> B <sub>5</sub>	0 A <sub>4</sub> B <sub>4</sub>	0 A <sub>3</sub> B <sub>3</sub>	$egin{array}{c} 0 \ A_2 \ B_2 \end{array}$	$0$ $A_1$ $B_1$	1 A <sub>0</sub> B <sub>0</sub>	Set Column Address	Setup column start and end address A[7:0] : Column start address, range : 0-131d, (RESET=0d) B[7:0]: Column end address, range : 0-131d, (RESET =131d)
0 0 0	22 A[2:0] B[2:0]	0 *	0 *	1 *	0 *	0 *	$egin{array}{c} 0 \ A_2 \ B_2 \end{array}$	1 A <sub>1</sub> B <sub>1</sub>	0 A <sub>0</sub> B <sub>0</sub>	Set Page Address	Setup page start and end address A[2:0]: Page start Address, range: 0-7d, (RESET = 0d) B[2:0]: Page end Address, range: 0-7d, (RESET = 7d)
0	40~7F	0	1	X <sub>5</sub>	X <sub>4</sub>	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	$X_0$	Set Display Start Line	Set display RAM display start line register from 0-63 using $X_5X_3X_2X_1X_0$ .  Display start line register is reset to 000000b during RESET.
0	81 A[7:0]	1 A <sub>7</sub>	0 A <sub>6</sub>	0 A <sub>5</sub>	0 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>	Set Contrast Control For BANK0	Double byte command to select 1 out of 256 contrast steps. Contrast increases as the value increases. (RESET = 80h)
0	82 A[7:0]	1 A <sub>7</sub>	0 A <sub>6</sub>	0 A <sub>5</sub>	0 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	1 A <sub>1</sub>	0 A <sub>0</sub>	Set Brightness For Area Color Banks	Double byte command to select 1 out of 256 brightness steps. Brightness increases as the value increases. (RESET = 80h)
0 0 0 0 0	91 X[5:0] A[5:0] B[5:0] C[5:0]	1 * * * *	0 * * * * *	0 X <sub>5</sub> A <sub>5</sub> B <sub>5</sub> C <sub>5</sub>	1 X <sub>4</sub> A <sub>4</sub> B <sub>4</sub> C <sub>4</sub>	0 X <sub>3</sub> A <sub>3</sub> B <sub>3</sub> C <sub>3</sub>	$0 \ X_2 \ A_2 \ B_2 \ C_2$	$0 \ X_1 \ A_1 \ B_1 \ C_1$	$egin{array}{c} 1 \ X_0 \ A_0 \ B_0 \ C_0 \ \end{array}$	Set Look Up Table (LUT)	Set current drive pulse width of BANKO, Color A, B and C. BANKO: X[5:0] = 31 63; for pulse width set to 32 ~ 64 clocks (RESET = 110001b) Color A: A[5:0] same as above (RESET = 111111b) Color B: B[5:0] same as above (RESET = 111111b) Color C: C[5:0] same as above (RESET = 111111b)  Note  (1) Color D pulse width is fixed at 64 clocks pulse.

**SSD1305** Rev 1.8 P 35/71 Jul 2007 **Solomon Systech** 

Fundamental Command Table											
<b>D/C</b> #	Hex	<b>D</b> 7	<b>D6</b>	<b>D5</b>	<b>D4</b>	D3	<b>D2</b>	D1	<b>D</b> 0	Command	Description
0	92 A[7:0] B[7:0] C[7:0] D[7:0]	1 A <sub>7</sub> B <sub>7</sub> C <sub>7</sub> D <sub>7</sub>	0 A <sub>6</sub> B <sub>6</sub> C <sub>6</sub> D <sub>6</sub>	0 A <sub>5</sub> B <sub>5</sub> C <sub>5</sub> D <sub>5</sub>	1 A <sub>4</sub> B <sub>4</sub> C <sub>4</sub> D <sub>4</sub>	0 A <sub>3</sub> B <sub>3</sub> C <sub>3</sub> D <sub>3</sub>	0 A <sub>2</sub> B <sub>2</sub> C <sub>2</sub> D <sub>2</sub>	$\begin{matrix} 1\\A_1\\B_1\\C_1\\D_1\end{matrix}$	$\begin{array}{c} 0 \\ A_0 \\ B_0 \\ C_0 \\ D_0 \end{array}$	Set Bank Color of BANK1 to BANK16 (PAGE0)	Set the bank color of BANK1~BANK16 to any one of the 4 colors : A, B, C and D .  A[1:0] : 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK1  A[3:2] : 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK2  : : :
											D[5:4]: 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK15 D[7:6]: 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK16
0	93 A[7:0] B[7:0] C[7:0] D[7:0]	1 A <sub>7</sub> B <sub>7</sub> C <sub>7</sub> D <sub>7</sub>	0 A <sub>6</sub> B <sub>6</sub> C <sub>6</sub> D <sub>6</sub>	0 A <sub>5</sub> B <sub>5</sub> C <sub>5</sub> D <sub>5</sub>	1 A <sub>4</sub> B <sub>4</sub> C <sub>4</sub> D <sub>4</sub>	0 A <sub>3</sub> B <sub>3</sub> C <sub>3</sub> D <sub>3</sub>	$egin{array}{c} 0 \\ A_2 \\ B_2 \\ C_2 \\ D_2 \\ \end{array}$	$\begin{array}{c} 1 \\ A_1 \\ B_1 \\ C_1 \\ D_1 \end{array}$	$\begin{array}{c} 1 \\ A_0 \\ B_0 \\ C_0 \\ D_0 \end{array}$	Set Bank Color of BANK17~BANK32 (PAGE1)	Set the bank color of BANK17~BANK32 to any one of the 4 colors: A, B, C and D.  A[1:0]: 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK17  A[3:2]: 00b, 01b, 10b, or 1b1 for Color = A, B, C or D of BANK18  : : : D[5:4]: 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK31  D[7:6]: 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK32
0	A0/A1	1	0	1	0	0	0	0	X <sub>0</sub>	Set Segment Re-map	X[0]=0b: column address 0 is mapped to SEG0 (RESET) X[0]=1b: column address 131 is mapped to SEG0
0	A4/A5	1	0	1	0	0	1	0	X <sub>0</sub>	Entire Display ON	X <sub>0</sub> =0b: Resume to RAM content display (RESET) Output follows RAM content X <sub>0</sub> =1b: Entire display ON Output ignores RAM content
0	A6/A7	1	0	1	0	0	1	1	X <sub>0</sub>	Set Normal/Inverse Display	X[0]=0b: Normal display (RESET) 0 in RAM: OFF in display panel 1 in RAM: ON in display panel  X[0]=1b: inverse display 0 in RAM: ON in display panel 1 in RAM: OFF in display panel
0	A8 A[5:0]	1 *	0 *	1 A <sub>5</sub>	0 A <sub>4</sub>	1 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	0 A <sub>0</sub>	Set Multiplex Ratio	Set MUX ratio to N+1 MUX N=A[5:0]: from 16MUX to 64MUX, RESET= 1111111b (i.e. 64MUX) A[5:0] from 0 to 14 are invalid entry.
0	AA	1	0	1	0	1	0	1	0	Reserved	Reserved
0 0 0 0	AB A[3:0] B[7:0] C[7:0]	1 * B <sub>7</sub> C <sub>7</sub>	0 * B <sub>6</sub> C <sub>6</sub>	1 * B <sub>5</sub> C <sub>5</sub>	0 * B <sub>4</sub> C <sub>4</sub>	1 A <sub>3</sub> B <sub>3</sub> C <sub>3</sub>	$egin{array}{c} 0 \\ A_2 \\ B_2 \\ C_2 \\ \end{array}$	$\begin{array}{c c} 1 \\ A_1 \\ B_1 \\ C_1 \end{array}$	1 A <sub>0</sub> B <sub>0</sub> C <sub>0</sub>	Dim mode setting	A[3:0]: Reserved (set as 0000b) B [7:0]: Set contrast for BANK0, valid range 0-255d, please refer to command 81h C [7:0]: Set brightness for color bank, valid range 0-255d, please refer to command 82h

 Solomon Systech
 Jul 2007
 P 36/71
 Rev 1.8
 SSD1305

	lamenta				ole						
<b>D/C</b> #		<b>D7</b>	<b>D6</b>	<b>D5</b>	<b>D4</b>	<b>D3</b>	D2	D1	<b>D</b> 0		Description
0 0	AD A[7:0]	1 1	0	1 0	0	1 1	1 1	0	1 A <sub>0</sub>	Master Configuration	A[0]=0b, Select external V <sub>CC</sub> supply (RESET) A[0]=1b, Select internal DC-DC voltage converter
											Note  (1) Refer to Section 8.11 for DC-DC converter details (2) The DC-DC converter must be enabled by the following command: ADh; Master Configuration 8Fh; Enable internal DC-DC AFh or ACh; Display ON
0	AC AE	1	0	1	0	1	1	A <sub>1</sub>	$A_0$	Set Display ON/OFF	ACh = Display ON in dim mode
	AF										AEh = Display OFF (sleep mode) (RESET)
											AFh = Display ON in normal mode
0	B0~B7	1	0	1	1	0	X <sub>2</sub>	X <sub>1</sub>	$X_0$	Set Page Start Address for Page Addressing Mode	Set GDDRAM Page Start Address (PAGE0~PAGE7) for Page Addressing Mode using X[2:0].
0	C0/C8	1	1	0	0	X <sub>3</sub>	0	0	0	Set COM Output Scan Direction	X[3]=0b: normal mode (RESET) Scan from COM0 to COM[N -1] X[3]=1b: remapped mode. Scan from COM[N~1] to COM0
											Where N is the Multiplex ratio.
0 0	D3 A[5:0]	1 *	1 *	0 A <sub>5</sub>	1 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	1 A <sub>1</sub>	1 A <sub>0</sub>	Set Display Offset	Set vertical shift by COM from 0~63. The value is reset to 00h after RESET.
0	D5 A[7:0]	1 A <sub>7</sub>	1 A <sub>6</sub>	0 A <sub>5</sub>	1 A <sub>4</sub>	0 A <sub>3</sub>	1 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>	Set Display Clock Divide Ratio/Oscillator Frequency	A[3:0]: Define the divide ratio (D) of the display clocks (DCLK): Divide ratio= A[3:0] + 1, RESET is 0000b (divide ratio = 1)
											A[7:4]: Set the Oscillator Frequency, F <sub>OSC</sub> . Oscillator Frequency increases with the value of A[7:4] and vice versa. RESET is 0111b Range:0000b~1111b Frequency increases as setting value increases. Refer to section 10.1.23 for details.
0	D8	1 0	1 0	0 X <sub>5</sub>	1 X <sub>4</sub>	1 0	0 X <sub>2</sub>	0 0	0 X <sub>0</sub>	Set Area Color Mode ON/OFF & Low Power Display Mode	X[5:4]= 00b (RESET) : monochrome mode X[5:4]= 11b Area Color enable X[2]=0b and X[0]=0b: Normal power mode(RESET) X[2]=1b and X[0]=1b: Set low power display mode
0	D9 A[7:0]	1 A <sub>7</sub>	1 A <sub>6</sub>	0 A <sub>5</sub>	1 A <sub>4</sub>	1 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>		A[3:0]: Phase 1 period of up to 15 DCLK clocks (RESET=2h); 0 is invalid entry  A[7:4]: Phase 2 period of up to 15 DCLK clocks (RESET=2h); 0 is invalid entry

**SSD1305** Rev 1.8 P 37/71 Jul 2007 **Solomon Systech** 

Fund	amenta	l Cor	nman	d Tab	le						
<b>D/C</b> #	Hex	<b>D7</b>	<b>D6</b>	<b>D</b> 5	D4	<b>D3</b>	D2	D1	D0	Command	Description
0	DA	1 0	1 0	0 X <sub>5</sub>	1 X <sub>4</sub>	1 0	0	1 1	0	Set COM Pins Hardware Configuration	X[4]=0b, Sequential COM pin configuration X[4]=1b(RESET), Alternative COM pin configuration
										Comiguration	X[5]=0b(RESET), Disable COM Left/Right remap X[5]=1b, Enable COM Left/Right remap Please refer to Table 10-3 for details.
	DB A[5:2]	1 0	1 0	0 A <sub>5</sub>	1 A <sub>4</sub>	1 A <sub>3</sub>	0 A <sub>2</sub>	1 0	1 0	Set V <sub>COMH</sub> Deselect Level	A[5:2]   Hex   V COMH deselect level
0	E0	1	1	1	0	0	0	0	0	Enter Read Modify Write	Enter the Read Modify Write mode.  Details please refer to section 10.1.28.
0	ЕЗ	1	1	1	0	0	0	1	1	NOP	Command for no operation
0	EE	1	1	1	0	1	1	1	0	Exit Read Modify Write	Exit the Read Modify Write mode (Please refer to command E0h)

 Solomon Systech
 Jul 2007
 P 38/71
 Rev 1.8
 SSD1305

Gra	Graphic Acceleration Command Table										
D/C	#Hex	<b>D7</b>	<b>D6</b>	<b>D5</b>	<b>D4</b>	D3	D2	D1	<b>D</b> 0	Command	Description
0	26/27	0	0	1	0	0	1	1			X[0]=0, Right Horizontal Scroll
0	A[2:0]	*	*	*	*	*	$A_2$	$A_1$	$A_0$	Setup	X[0]=1, Left Horizontal Scroll
0	B[2:0]	*	*	*	*	*	$B_2$	$B_1$	$\mathbf{B}_0$		
0	C[2:0]	*	*	*	*	*	$C_2$	$C_1$	$C_0$		A[2:0] : Set number of column scroll offset
0	D[2:0]	*	*	*	*	*	$D_2$	$D_1$	$\mathbf{D}_0$		000b No horizontal scroll
											001b Horizontal scroll by 1 column
											010b Horizontal scroll by 2 columns
											011b Horizontal scroll by 3 columns
											100b Horizontal scroll by 4 columns Other values are invalid.
											B[2:0] : Define start page address
											000b – PAGE0 011b – PAGE3 110b – PAGE6
											001b - PAGE1 100b - PAGE4 111b - PAGE7
											010b - PAGE2 101b - PAGE5
											C[2:0]: Set time interval between each scroll step in
											terms of frame frequency
											000b – 6 frames 100b – 3 frames
											001b – 32 frames 101b – 4 frames
											010b – 64 frames 110b – 2 frame
											011b – 128 frames 111b – Invalid
											D[2:0] : Define end page address
											000b – PAGE0 011b – PAGE3   110b – PAGE6
											001b – PAGE1   100b – PAGE4   111b – PAGE7
											010b – PAGE2   101b – PAGE5
											The value of D[2:0] must be larger or equal
											to B[2:0]
0	20.72.4							**	**	G .	TAX ON THE PROPERTY OF THE PRO
0	29/2A	0	0	1 *	0	1 *	0	$X_1$	-	Continuous	X <sub>1</sub> X <sub>0</sub> =01b : Vertical and Right Horizontal Scroll
0	A[2:0]	*	*	*	*	*	$A_2$	$A_1$	$A_0$	Vertical and Horizontal Scroll	$X_1X_0=10b$ : Vertical and Left Horizontal Scroll
0	B[2:0]	*	*	*	*	*	$\mathbf{B}_2$	$B_1$	0	Setup	A[2:0] : Set number of column scroll offset
0	C[2:0]	*	*	*	*	*	$C_2$	$C_1$ $D_1$	0	Setup	000b No horizontal scroll
0	D[2:0] E[5:0]	*	*	$E_5$	$E_4$	$E_3$	$egin{array}{c} D_2 \ E_2 \end{array}$	$E_1$	$egin{array}{c} D_0 \ E_0 \end{array}$		001b Horizontal scroll by 1 column
U	E[3.0]			L:5	Ľ4	L3	L <sub>2</sub>	L1	L <sub>0</sub>		010b Horizontal scroll by 2 columns
											011b Horizontal scroll by 3 columns
											100b Horizontal scroll by 4 columns
											Other values are invalid.
											B[2:0] : Define start page address
											000b – PAGE0 011b – PAGE3 110b – PAGE6
											001b - PAGE1   100b - PAGE4   111b - PAGE7
											010b – PAGE2   101b – PAGE5
											C[2:0]: Set time interval between each scroll step in
											terms of frame frequency $000b - 6 \text{ frames} \qquad 100b - 3 \text{ frames}$
											001b - 32 frames       101b - 4 frames         010b - 64 frames       110b - 2 frame
											011b – 128 frames 111b – Invalid
											D[2:0] : Define end page address
											D 2.0] : Define end page address   000b - PAGE0   011b - PAGE3   110b - PAGE6
											001b - PAGE1 100b - PAGE4 111b - PAGE7
											010b - PAGE2 101b - PAGE5
											The value of D[2:0] must be larger or equal
											to B[2:0]
											E[5:0] : Vertical scrolling offset
											e.g. E[5:0]= 01h refer to offset =1 row
											E[5:0] = 3Fh  refer to offset  = 63  rows

**SSD1305** Rev 1.8 P 39/71 Jul 2007 **Solomon Systech** 

Graj	phic Accel	erati	on Co	mma	and T	able					
	Hex	<b>D7</b>			<b>D4</b>	<b>D3</b>	D2	<b>D1</b>	<b>D</b> 0	Command	Description
0	2E	0	0	1	0	1	1	1	0	Deactivate scroll	Stop scrolling that is configured by command 26h/27h/29h/2Ah.  Note  (1) After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten.
0	2F	0	0	1	0	1	1	1	1	Activate scroll	Start scrolling that is configured by the scrolling setup commands :26h/27h/29h/2Ah with the following valid sequences:  Valid command sequence 1: 26h ;2Fh.  Valid command sequence 2: 27h ;2Fh.  Valid command sequence 3: 29h ;2Fh.  Valid command sequence 4: 2Ah ;2Fh.  For example, if "26h; 2Ah; 2Fh." commands are issued, the setting in the last scrolling setup command, i.e. 2Ah in this case, will be executed. In other words, setting in the last scrolling setup command overwrites the setting in the previous scrolling setup commands.
0 0 0 0	A3 A[5:0] B[6:0]	1 * *	0 * B <sub>6</sub>	1 A <sub>5</sub> B <sub>5</sub>	0 A <sub>4</sub> B <sub>4</sub>	0 A <sub>3</sub> B <sub>3</sub>	0 A <sub>2</sub> B <sub>2</sub>	1 A <sub>1</sub> B <sub>1</sub>	1 A <sub>0</sub> B <sub>0</sub>	Set Vertical Scrol Area	Id A[5:0]: Set No. of rows in top fixed area. The No. of rows in top fixed area is referenced to the top of the GDDRAM (i.e. row 0).[RESET = 0]  B[6:0]: Set No. of rows in scroll area. This is the number of rows to be used for vertical scrolling. The scroll area starts in the first row below the top fixed area. [RESET = 64]  Note  Note  A[5:0]+B[6:0] <= MUX ratio  B[6:0] <= MUX ratio  A[5:0] + B[6:0]  The last row of the scroll area shifts to the first row of the scroll area.  For 64d MUX display  A[5:0] = 0, B[6:0] = 64: whole area scrolls  A[5:0] = 0, B[6:0] < 64: central area scrolls  A[5:0] + B[6:0] = 64: bottom area scrolls  Please refer to Figure 10-14 for details.

Note
(1) "\*\*" stands for "Don't care".

Jul 2007 P 40/71 Rev 1.8 **SSD1305 Solomon Systech** 

Table 9-2: Read Command Table

Bit Pattern	Command	Descrip	Description				
$D_7D_6D_5D_4D_3D_2D_1D_0$	Status Register Read	D[7]:	Reserve				
		D[6] :	"1" for display OFF / "0" for display ON				
		D[5]:	Reserve				
		D[4] :	Reserve				
		D[3] :	Reserve				
		D[2]:	Reserve				
		D[1]:	Reserve				
		D[0] :	Reserve				

#### Note

#### 9.1 Data Read / Write

To read data from the GDDRAM, select HIGH for both the R/W# (WR#) pin and the D/C# pin for 6800-series parallel mode and select LOW for the E (RD#) pin and HIGH for the D/C# pin for 8080-series parallel mode. No data read is provided in serial mode operation.

In normal data read mode the GDDRAM column address pointer will be increased automatically by one after each data read.

Also, a dummy read is required before the first data read.

To write data to the GDDRAM, select LOW for the R/W# (WR#) pin and HIGH for the D/C# pin for both 6800-series parallel mode and 8080-series parallel mode. The serial interface mode is always in write mode. The GDDRAM column address pointer will be increased automatically by one after each data write.

**Table 9-3: Address increment table (Automatic)** 

D/C#	R/W# (WR#)	Comment	Address Increment
0	0	Write Command	No
0	1	Read Status	No
1	0	Write Data	Yes
1	1	Read Data	Yes (1)

#### Note

**SSD1305** | Rev 1.8 | P 41/71 | Jul 2007 | **Solomon Systech** 

<sup>(1)</sup> Patterns other than those given in the Command Table are prohibited to enter the chip as a command; as unexpected results can occur.

<sup>(1)</sup> If read-data command is issued in read-modify-write mode no address increase occurs.

#### 10 COMMAND DESCRIPTIONS

#### 10.1 Fundamental Command

# 10.1.1 Set Lower Column Start Address for Page Addressing Mode (00h~0Fh)

This command specifies the lower nibble of the 8-bit column start address for the display data RAM under Page Addressing Mode. The column address will be incremented by each data access. Please refer to Section Table 9-1 and Section 10.1.3 for details.

### 10.1.2 Set Higher Column Start Address for Page Addressing Mode (10h~1Fh)

This command specifies the higher nibble of the 8-bit column start address for the display data RAM under Page Addressing Mode. The column address will be incremented by each data access. Please refer to Section Table 9-1 and Section 10.1.3 for details.

# 10.1.3 Set Memory Addressing Mode (20h)

There are 3 different memory addressing mode in SSD1305: page addressing mode, horizontal addressing mode and vertical addressing mode. This command sets the way of memory addressing into one of the above three modes. In there, "COL" means the graphic display data RAM column.

# Page addressing mode (A[1:0]=10xb)

In page addressing mode, after the display RAM is read/written, the column address pointer is increased automatically by 1. If the column address pointer reaches column end address, the column address pointer is reset to column start address and page address pointer is not changed. Users have to set the new page and column addresses in order to access the next page RAM content The sequence of movement of the PAGE and column address point for page addressing mode is shown in Figure 10-1.

 COL0
 COL 1
 .....
 COL 130
 COL 131

 PAGE0
 →
 →
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....
 .....</


Figure 10-1: Address Pointer Movement of Page addressing mode

In normal display data RAM read or write and page addressing mode, the following steps are required to define the starting RAM access pointer location:

- Set the page start address of the target display location by command B0h to B7h.
- Set the lower start column address of pointer by command 00h~0Fh.
- Set the upper start column address of pointer by command 10h~1Fh.

For example, if the page address is set to B2h, lower column address is 03h and upper column address is 00h, then that means the starting column is SEG3 of PAGE2. The RAM access pointer is located as shown in Figure 10-2. The input data byte will be written into RAM position of column 3.

Figure 10-2: Example of GDDRAM access pointer setting in Page Addressing Mode (No row and column-



Solomon Systech Jul 2007 | P 42/71 | Rev 1.8 | SSD1305

### Horizontal addressing mode (A[1:0]=00b)

In horizontal addressing mode, after the display RAM is read/written, the column address pointer is increased automatically by 1. If the column address pointer reaches column end address, the column address pointer is reset to column start address and page address pointer is increased by 1. The sequence of movement of the page and column address point for horizontal addressing mode is shown in Figure 10-3. When both column and page address pointers reach the end address, the pointers are reset to column start address and page start address (Dotted line in Figure 10-3.)

 COL0
 COL 1
 .....
 COL 130
 COL 131

 PAGE0
 .....
 .....
 .....
 .....

 PAGE1
 .....
 .....
 .....
 .....

 PAGE6
 .....
 .....
 .....
 .....

 PAGE7
 .....
 .....
 .....
 .....

Figure 10-3: Address Pointer Movement of Horizontal addressing mode

#### Vertical addressing mode: (A[1:0]=01b)

In vertical addressing mode, after the display RAM is read/written, the page address pointer is increased automatically by 1. If the page address pointer reaches the page end address, the page address pointer is reset to page start address and column address pointer is increased by 1. The sequence of movement of the page and column address point for vertical addressing mode is shown in Figure 10-4. When both column and page address pointers reach the end address, the pointers are reset to column start address and page start address (Dotted line in Figure 10-4.)




Figure 10-4: Address Pointer Movement of Vertical addressing mode

In normal display data RAM read or write and horizontal / vertical addressing mode, the following steps are required to define the RAM access pointer location:

- Set the column start and end address of the target display location by command 21h.
- Set the page start and end address of the target display location by command 22h.

Example is shown in Figure 10-5.

#### 10.1.4 Set Column Address (21h)

This triple byte command specifies column start address and end address of the display data RAM. This command also sets the column address pointer to column start address. This pointer is used to define the current read/write column address in graphic display data RAM. If horizontal address increment mode is enabled by command 20h, after finishing read/write one column data, it is incremented automatically to the next column address. Whenever the column address pointer finishes accessing the end column address, it is reset back to start column address and the row address is incremented to the next row.

**SSD1305** | Rev 1.8 | P 43/71 | Jul 2007 | **Solomon Systech** 

### 10.1.5 Set Page Address (22h)

This triple byte command specifies page start address and end address of the display data RAM. This command also sets the page address pointer to page start address. This pointer is used to define the current read/write page address in graphic display data RAM. If vertical address increment mode is enabled by command 20h, after finishing read/write one page data, it is incremented automatically to the next page address. Whenever the page address pointer finishes accessing the end page address, it is reset back to start page address.

The figure below shows the way of column and page address pointer movement through the example: column start address is set to 2 and column end address is set to 129, page start address is set to 1 and page end address is set to 6; Horizontal address increment mode is enabled by command 20h. In this case, the graphic display data RAM column accessible range is from column 2 to column 129 and from page 1 to page 6 only. In addition, the column address pointer is set to 2 and page address pointer is set to 1. After finishing read/write one pixel of data, the column address is increased automatically by 1 to access the next RAM location for next read/write operation (*solid line in Figure 10-5*). Whenever the column address pointer finishes accessing the end column 129, it is reset back to column 2 and page address is automatically increased by 1 (*solid line in Figure 10-5*). While the end page 6 and end column 129 RAM location is accessed, the page address is reset back to 1 and the column address is reset back to 2 (*dotted line in Figure 10-5*).

Figure 10-5: Example of Column and Row Address Pointer Movement

**Solomon Systech** Jul 2007 | P 44/71 | Rev 1.8 | **SSD1305** 

### 10.1.6 Set Display Start Line (40h~7Fh)

This command sets the Display Start Line register to determine starting address of display RAM, by selecting a value from 0 to 63. With value equal to 0, RAM row 0 is mapped to COM0. With value equal to 1, RAM row 1 is mapped to COM0 and so on.

Refer to Table 10-1 for more illustrations.

# 10.1.7 Set Contrast Control for BANK0 (81h)

This command sets the Contrast Setting of the display. The chip has 256 contrast steps from 00h to FFh. The segment output current increases as the contrast step value increases. See Figure 10-6 below.




Figure 10-6: Segment current vs Contrast setting

### 10.1.8 Set Brightness for Area Color Banks (82h)

This command sets the Brightness Setting of the display for the area color banks. The chip has 256 brightness steps from 00h to FFh. The segment output current increases as the brightness step value increases.

This setting does not affect the contrast of BANK0, which is set by command 81h.

### 10.1.9 Set Look Up Table (LUT) (91h)

The SSD1305 provides 4 color settings - Colors A, B, C and D for the bank color of BANK1 to BANK32 under the area color mode. The color intensity (or grey scale) is defined by the current drive pulse width. This pulse width setting must be stored in the Look Up Table (LUT). The pulse width of colors A, B, C is programmable from 32 to 64 DCLKs. The color D is fixed at 64 DCLKs pulse width. For the grey scale in BANK0, the pulse width is programmable from 32 to 64 DCLKs. Please refer to 91h command in Table 9-1 for details of the LUT setting.

After setting the pulse widths for the color of A, B, C, D and BANKO, the next step is to define the color of each display area. Each bank can be programmable to any one of the 4 colors (A, B, C and D). The user can use 92h and 93h commands for the bank color setting. It should be notice that this is only applicable in area color mode.

**SSD1305** | Rev 1.8 | P 45/71 | Jul 2007 | **Solomon Systech** 

### 10.1.10 Set Bank Color of BANK1 to BANK16 (PAGE0) (92h)

This command maps the bank color (pulse width) of BANK1~BANK16 to any one of the 4 colors: A, B, C and D. For details of the setting, please refer to 92h command in Table 9-1.

#### 10.1.11 Set Bank Color of BANK17 to BANK32 (PAGE0) (93h)

This command maps the bank color (pulse width) of BANK17~BANK32 to any one of the 4 colors: A, B, C and D. For details of the setting, please refer to 93h command in Table 9-1.

# 10.1.12 Set Segment Re-map (A0h/A1h)

This command changes the mapping between the display data column address and the segment driver. It allows flexibility in OLED module design. Please refer to Table 9-1.

This command only affects subsequent data input. Data already stored in GDDRAM will have no changes.

### 10.1.13 Entire Display ON (A4h/A5h)

A4h command enable display outputs according to the GDDRAM contents.

If A5h command is issued, then by using A4h command, the display will resume to the GDDRAM contents. In other words, A4h command resumes the display from entire display "ON" stage.

A5h command forces the entire display to be "ON", regardless of the contents of the display data RAM.

# 10.1.14 Set Normal/Inverse Display (A6h/A7h)

This command sets the display to be either normal or inverse. In normal display a RAM data of 1 indicates an "ON" pixel while in inverse display a RAM data of 0 indicates an "ON" pixel.

#### **10.1.15** Set Multiplex Ratio (A8h)

This command switches the default 63 multiplex mode to any multiplex ratio, ranging from 16 to 63. The output pads COM0~COM63 will be switched to the corresponding COM signal.

#### **10.1.16** Reserved (AAh)

This command is reserved.

#### **10.1.17 Dim Mode setting (ABh)**

This command contains multiple bits to configure the contrast and brightness of color bank for the display in dim mode. The brightness setting of color bank can be set different to normal mode (AFh). The display can be set in dim mode through command ACh.

### 10.1.18 Master Configuration (ADh)

This command selects the external  $V_{CC}$  power supply or internal DC-DC voltage converter. If internal DC-DC is selected, proper external components should be connected for the generation of the  $V_{CC}$  voltage. Refer to Section 8.11 for DC-DC converter details. If external  $V_{CC}$  power supply is selected, external  $V_{CC}$  power should be connected to the  $V_{CC}$  pin.

This command will be activated after issuing Set Display ON command (ACh / AFh)

Solomon Systech Jul 2007 | P 46/71 | Rev 1.8 | SSD1305

# 10.1.19 Set Display ON/OFF (ACh/AEh/AFh)

These single byte commands are used to turn the OLED panel display ON or OFF.

When the display is ON, the selected circuits by Set Master Configuration command will be turned ON.

When the display is OFF, those circuits will be turned OFF and the segment and common output are in high impedance state.

These commands set the display to one of the three states:

o ACh: Dim Mode Display ON

o AEh : Display OFF

AFh: Normal Brightness Display ON

where the dim mode settings are controlled by command ABh.




Figure 10-7: Transition between different modes

#### 10.1.20 Set Page Start Address for Page Addressing Mode (B0h~B7h)

This command positions the page start address from 0 to 7 in GDDRAM under Page Addressing Mode. Please refer to Table 9-1 and Section 10.1.3 for details.

#### 10.1.21 Set COM Output Scan Direction (C0h/C8h)

This command sets the scan direction of the COM output, allowing layout flexibility in the OLED module design. Additionally, the display will show once this command is issued. For example, if this command is sent during normal display then the graphic display will be vertically flipped immediately. Please refer to Table 10-3 for details.

### 10.1.22 Set Display Offset (D3h)

This is a double byte command. The second command specifies the mapping of the display start line to one of  $COM0\sim COM63$  (assuming that COM0 is the display start line then the display start line register is equal to 0). For example, to move the COM16 towards the COM0 direction by 16 lines the 6-bit data in the second byte should be given as 0100000b. To move in the opposite direction by 16 lines the 6-bit data should be given by 64-16, so the second byte would be 1000000b.

The following two tables (Table 10-1, Table 10-2) show the example of setting the command C0h/C8h and D3h.

SSD1305 | Rev 1.8 | P 47/71 | Jul 2007 | Solomon Systech

Table 10-1: Example of Set Display Offset and Display Start Line with no Remap

	Output 64 64 64 56 56 56 56 S												
		64 rmal		64 rmal		i4 mal		mal		mal		mal	Set MUX ratio(A8h) COM Normal / Remapped (C0h / C8h)
Hardware	-	0		8	(	)		)		8	•	0	Display offset (D3h)
pin name COM0	Row0	0 RAM0	Row8	0 RAM8	Row0	RAM8	Row0	RAM0	Row8	0 RAM8	Row0	RAM8	Display start line (40h - 7Fh)
COM1	Row1	RAM1	Row9	RAM9	Row1	RAM9	Row1	RAM1	Row9	RAM9	Row1	RAM9	
COM2 COM3	Row2 Row3	RAM2 RAM3	Row10 Row11	RAM10 RAM11	Row2 Row3	RAM10 RAM11	Row2 Row3	RAM2 RAM3	Row10 Row11	RAM10 RAM11	Row2 Row3	RAM10 RAM11	
COM4	Row4	RAM4	Row12	RAM12	Row4	RAM12	Row4	RAM4	Row12	RAM12	Row4	RAM12	
COM5	Row5	RAM5	Row13	RAM13	Row5	RAM13	Row5	RAM5	Row13	RAM13	Row5	RAM13	
COM6 COM7	Row6 Row7	RAM6 RAM7	Row14 Row15	RAM14 RAM15	Row6 Row7	RAM14 RAM15	Row6 Row7	RAM6 RAM7	Row14 Row15	RAM14 RAM15	Row6 Row7	RAM14 RAM15	
COM8	Row8	RAM8	Row16	RAM16	Row8	RAM16	Row8	RAM8	Row16	RAM16	Row8	RAM16	
COM9 COM10	Row9 Row10	RAM9 RAM10	Row17 Row18	RAM17 RAM18	Row9 Row10	RAM17 RAM18	Row9 Row10	RAM9 RAM10	Row17 Row18	RAM17 RAM18	Row9 Row10	RAM17 RAM18	
COM11	Row11	RAM11	Row19	RAM19	Row11	RAM19	Row11	RAM11	Row19	RAM19	Row11	RAM19	
COM12	Row12	RAM12	Row20	RAM20	Row12	RAM20	Row12	RAM12	Row20	RAM20	Row12	RAM20	
COM13 COM14	Row13 Row14	RAM13 RAM14	Row21 Row22	RAM21 RAM22	Row13 Row14	RAM21 RAM22	Row13 Row14	RAM13 RAM14	Row21 Row22	RAM21 RAM22	Row13 Row14	RAM21 RAM22	
COM15	Row15	RAM15	Row23	RAM23	Row15	RAM23	Row15	RAM15	Row23	RAM23	Row15	RAM23	
COM16 COM17	Row16 Row17	RAM16 RAM17	Row24 Row25	RAM24 RAM25	Row16 Row17	RAM24 RAM25	Row16 Row17	RAM16 RAM17	Row24 Row25	RAM24 RAM25	Row16 Row17	RAM24 RAM25	
COM18	Row18	RAM18	Row26	RAM26	Row18	RAM26	Row18	RAM18	Row26	RAM26	Row18	RAM26	
COM19	Row19	RAM19	Row27	RAM27	Row19	RAM27	Row19	RAM19	Row27	RAM27	Row19	RAM27	
COM20 COM21	Row20 Row21	RAM20 RAM21	Row28 Row29	RAM28 RAM29	Row20 Row21	RAM28 RAM29	Row20 Row21	RAM20 RAM21	Row28 Row29	RAM28 RAM29	Row20 Row21	RAM28 RAM29	
COM22	Row22	RAM22	Row30	RAM30	Row22	RAM30	Row22	RAM22	Row30	RAM30	Row22	RAM30	
COM23 COM24	Row23 Row24	RAM23 RAM24	Row31 Row32	RAM31 RAM32	Row23 Row24	RAM31 RAM32	Row23	RAM23 RAM24	Row31 Row32	RAM31 RAM32	Row23 Row24	RAM31 RAM32	
COM25	Row24 Row25	RAM25	Row32 Row33	RAM33	Row24 Row25	RAM33	Row24 Row25	RAM25	Row32	RAM33	Row24 Row25	RAM33	
COM26	Row26	RAM26	Row34	RAM34	Row26	RAM34	Row26	RAM26	Row34	RAM34	Row26	RAM34	
COM27 COM28	Row27 Row28	RAM27 RAM28	Row35 Row36	RAM35 RAM36	Row27 Row28	RAM35 RAM36	Row27 Row28	RAM27 RAM28	Row35 Row36	RAM35 RAM36	Row27 Row28	RAM35 RAM36	
COM29	Row29	RAM29	Row37	RAM37	Row29	RAM37	Row29	RAM29	Row37	RAM37	Row29	RAM37	
COM30	Row30	RAM30	Row38	RAM38	Row30	RAM38	Row30	RAM30	Row38	RAM38	Row30	RAM38	
COM31 COM32	Row31 Row32	RAM31 RAM32	Row39 Row40	RAM39 RAM40	Row31 Row32	RAM39 RAM40	Row31 Row32	RAM31 RAM32	Row39 Row40	RAM39 RAM40	Row31 Row32	RAM39 RAM40	
COM33	Row33	RAM33	Row41	RAM41	Row33	RAM41	Row33	RAM33	Row41	RAM41	Row33	RAM41	
COM34 COM35	Row34 Row35	RAM34 RAM35	Row42 Row43	RAM42 RAM43	Row34 Row35	RAM42 RAM43	Row34 Row35	RAM34 RAM35	Row42 Row43	RAM42 RAM43	Row34 Row35	RAM42 RAM43	
COM36	Row36	RAM36	Row44	RAM44	Row36	RAM44	Row36	RAM36	Row44	RAM44	Row36	RAM44	
COM37	Row37	RAM37	Row45	RAM45	Row37	RAM45	Row37	RAM37	Row45	RAM45	Row37	RAM45	
COM38 COM39	Row38 Row39	RAM38 RAM39	Row46 Row47	RAM46 RAM47	Row38 Row39	RAM46 RAM47	Row38 Row39	RAM38 RAM39	Row46 Row47	RAM46 RAM47	Row38 Row39	RAM46 RAM47	
COM40	Row40	RAM40	Row48	RAM48	Row40	RAM48	Row40	RAM40	Row48	RAM48	Row40	RAM48	
COM41 COM42	Row41 Row42	RAM41 RAM42	Row49 Row50	RAM49 RAM50	Row41 Row42	RAM49 RAM50	Row41	RAM41 RAM42	Row49 Row50	RAM49 RAM50	Row41 Row42	RAM49 RAM50	
COM43	Row42 Row43	RAM43	Row51	RAM51	Row42 Row43	RAM51	Row42 Row43	RAM43	Row51	RAM51	Row42 Row43	RAM51	
COM44	Row44	RAM44	Row52	RAM52	Row44	RAM52	Row44	RAM44	Row52	RAM52	Row44	RAM52	
COM45 COM46	Row45 Row46	RAM45 RAM46	Row53 Row54	RAM53 RAM54	Row45 Row46	RAM53 RAM54	Row45 Row46	RAM45 RAM46	Row53 Row54	RAM53 RAM54	Row45 Row46	RAM53 RAM54	
COM47	Row47	RAM47	Row55	RAM55	Row47	RAM55	Row47	RAM47	Row55	RAM55	Row47	RAM55	
COM48	Row48	RAM48	Row56	RAM56	Row48	RAM56	Row48	RAM48	-	-	Row48	RAM56	
COM49 COM50	Row49 Row50	RAM49 RAM50	Row57 Row58	RAM57 RAM58	Row49 Row50	RAM57 RAM58	Row49 Row50	RAM49 RAM50	-	-	Row49 Row50	RAM57 RAM58	
COM51	Row51	RAM51	Row59	RAM59	Row51	RAM59	Row51	RAM51	-	-	Row51	RAM59	
COM52 COM53	Row52 Row53	RAM52 RAM53	Row60 Row61	RAM60 RAM61	Row52 Row53	RAM60 RAM61	Row52 Row53	RAM52 RAM53	-	-	Row52 Row53	RAM60 RAM61	
COM54	Row54	RAM54	Row62	RAM62	Row54	RAM62	Row53	RAM54	-	-	Row53	RAM62	
COM55	Row55	RAM55	Row63	RAM63	Row55	RAM63	Row55	RAM55	- D ^	-	Row55	RAM63	
COM56 COM57	Row56 Row57	RAM56 RAM57	Row0 Row1	RAM0 RAM1	Row56 Row57	RAM0 RAM1	-	-	Row0 Row1	RAM0 RAM1	-	-	
COM58	Row58	RAM58	Row2	RAM2	Row58	RAM2	-	-	Row2	RAM2	-	-	
COM59	Row59	RAM59	Row3	RAM3	Row59	RAM3	-	-	Row3	RAM3 RAM4	-	-	
COM60 COM61	Row60 Row61	RAM60 RAM61	Row4 Row5	RAM4 RAM5	Row60 Row61	RAM4 RAM5	-	-	Row4 Row5	RAM4 RAM5	-	-	
COM62	Row62	RAM62	Row6	RAM6	Row62	RAM6	-	-	Row6	RAM6	-	-	
COM63 Display	Row63	RAM63	Row7	RAM7	Row63	RAM7	-	-	Row7	RAM7	-	-	1
examples	(;	a)	(	(b)	(	c)	(	d)	(	e)	(	f)	]
				_	1	9		-		$\neg \vdash$	1		
	_				SOLOMON	e e		SOLON	<b>JON</b>				
	SOLOMON SYSTECH						SYSTE			SOL	OMON		
	SOLOMON SYSTECH						_			cvc	TECH		
	(a) (b)						(c)	)		(	(d)		
	SOLOMON												
	SOLOMON SOLOMON SYSTECH					SOLOMON							
	STSTECH					SYSTECH							
	(1)					(RAM)							
	(e) (f)							(ICTIVI)					

 Solomon Systech
 Jul 2007
 P 48/71
 Rev 1.8
 SSD1305

Table 10-2: Example of Set Display Offset and Display Start Line with Remap

		10-2 :E	xampic	OI BCC	Dispiay	Oliset		tput	art Din	C WICH	кстар			-	1
		64		64		64	4	18		18		18		18	Set MUX ratio(A8h)
Hardw are	R	emap		map		map		map		map		map		map	COM Normal / Remapped (C0h / C8h)
pin name		0		8 0		0 8		0		8 0		0 8		8 16	Display offset (D3h) Display start line (40h - 7Fh)
COMO	Row 63	RAM63	Row 7	RAM7	Row 63	RAM7	Row 47	RAM47	-	-	Row 47	RAM7	-	-	
COM1	Row 62	RAM62	Row 6	RAM6	Row 62	RAM6	Row 46	RAM46	-	-	Row 46	RAM6	-	-	
COM2 COM3	Row 61 Row 60	RAM61 RAM60	Row 5 Row 4	RAM5 RAM4	Row 61 Row 60	RAM5 RAM4	Row 45 Row 44	RAM45 RAM44	-	-	Row 45 Row 44	RAM5 RAM4	-	-	
COM4	Row 59	RAM59	Row 3	RAM3	Row 59	RAM3	Row 43	RAM43	-	-	Row 43	RAM3	-	-	
COM5	Row 58	RAM58	Row 2	RAM2	Row 58	RAM2	Row 42	RAM42	-	-	Row 42	RAM2	-	-	
COM6 COM7	Row 57 Row 56	RAM57 RAM56	Row 1 Row 0	RAM1 RAM0	Row 57 Row 56	RAM1 RAM0	Row 41 Row 40	RAM41 RAM40	-	-	Row 41 Row 40	RAM1 RAM0	-	-	
COM8	Row 55	RAM55	Row 63	RAM63	Row 55	RAM63	Row 39	RAM39	- Row 47	RAM47	Row 40	RAM47	- Row 47	RAM63	
COM9	Row 54	RAM54	Row 62	RAM62	Row 54	RAM62	Row 38	RAM38	Row 46	RAM46	Row 38	RAM46	Row 46	RAM62	
COM10	Row 53	RAM53	Row 61	RAM61	Row 53	RAM61	Row 37	RAM37	Row 45	RAM45	Row 37	RAM45	Row 45	RAM61	
COM11 COM12	Row 52 Row 51	RAM52 RAM51	Row 60 Row 59	RAM60 RAM59	Row 52 Row 51	RAM60 RAM59	Row 36 Row 35	RAM36 RAM35	Row 44 Row 43	RAM44 RAM43	Row 36 Row 35	RAM44 RAM43	Row 44 Row 43	RAM60 RAM59	
COM13	Row 50	RAM50	Row 58	RAM58	Row 50	RAM58	Row 34	RAM34	Row 42	RAM42	Row 34	RAM42	Row 42	RAM58	
COM14	Row 49	RAM49	Row 57	RAM57	Row 49	RAM57	Row 33	RAM33	Row 41	RAM41	Row 33	RAM41	Row 41	RAM57	
COM15 COM16	Row 48 Row 47	RAM48 RAM47	Row 56 Row 55	RAM56 RAM55	Row 48 Row 47	RAM56 RAM55	Row 32 Row 31	RAM32 RAM31	Row 40 Row 39	RAM40 RAM39	Row 32 Row 31	RAM40 RAM39	Row 40 Row 39	RAM56 RAM55	
COM17	Row 46	RAM46	Row 54	RAM54	Row 46	RAM54	Row 30	RAM30	Row 38	RAM38	Row 30	RAM38	Row 38	RAM54	
COM18	Row 45	RAM45	Row 53	RAM53	Row 45	RAM53	Row 29	RAM29	Row 37	RAM37	Row 29	RAM37	Row 37	RAM53	
COM19 COM20	Row 44	RAM44	Row 52	RAM52	Row 44	RAM52	Row 28	RAM28	Row 36	RAM36	Row 28	RAM36	Row 36	RAM52	
COM21	Row 43 Row 42	RAM43 RAM42	Row 51 Row 50	RAM51 RAM50	Row 43 Row 42	RAM51 RAM50	Row 27 Row 26	RAM27 RAM26	Row 35 Row 34	RAM35 RAM34	Row 27 Row 26	RAM35 RAM34	Row 35 Row 34	RAM51 RAM50	
COM22	Row 41	RAM41	Row 49	RAM49	Row 41	RAM49	Row 25	RAM25	Row 33	RAM33	Row 25	RAM33	Row 33	RAM49	
COM23	Row 40	RAM40	Row 48	RAM48	Row 40	RAM48	Row 24	RAM24	Row 32	RAM32	Row 24	RAM32	Row 32	RAM48	
COM24 COM25	Row 39 Row 38	RAM39 RAM38	Row 47 Row 46	RAM47 RAM46	Row 39 Row 38	RAM47 RAM46	Row 23 Row 22	RAM23 RAM22	Row 31 Row 30	RAM31 RAM30	Row 23 Row 22	RAM31 RAM30	Row 31 Row 30	RAM47 RAM46	
COM26	Row 37	RAM37	Row 45	RAM45	Row 37	RAM45	Row 21	RAM21	Row 29	RAM29	Row 22	RAM29	Row 29	RAM45	
COM27	Row 36	RAM36	Row 44	RAM44	Row 36	RAM44	Row 20	RAM20	Row 28	RAM28	Row 20	RAM28	Row 28	RAM44	
COM28	Row 35	RAM35	Row 43	RAM43	Row 35	RAM43	Row 19	RAM19	Row 27	RAM27	Row 19	RAM27	Row 27	RAM43	
COM29 COM30	Row 34 Row 33	RAM34 RAM33	Row 42 Row 41	RAM42 RAM41	Row 34 Row 33	RAM42 RAM41	Row 18 Row 17	RAM18 RAM17	Row 26 Row 25	RAM26 RAM25	Row 18 Row 17	RAM26 RAM25	Row 26 Row 25	RAM42 RAM41	
COM31	Row 32	RAM32	Row 40	RAM40	Row 32	RAM40	Row 16	RAM16	Row 24	RAM24	Row 16	RAM24	Row 24	RAM40	
COM32	Row 31	RAM31	Row 39	RAM39	Row 31	RAM39	Row 15	RAM15	Row 23	RAM23	Row 15	RAM23	Row 23	RAM39	
COM33	Row 30	RAM30	Row 38	RAM38	Row 30	RAM38	Row 14	RAM14	Row 22	RAM22	Row 14	RAM22	Row 22	RAM38	
COM34 COM35	Row 29 Row 28	RAM29 RAM28	Row 37 Row 36	RAM37 RAM36	Row 29 Row 28	RAM37 RAM36	Row 13 Row 12	RAM13 RAM12	Row 21 Row 20	RAM21 RAM20	Row 13 Row 12	RAM21 RAM20	Row 21 Row 20	RAM37 RAM36	
COM36	Row 27	RAM27	Row 35	RAM35	Row 27	RAM35	Row 11	RAM11	Row 19	RAM19	Row 11	RAM19	Row 19	RAM35	
COM37	Row 26	RAM26	Row 34	RAM34	Row 26	RAM34	Row 10	RAM10	Row 18	RAM18	Row 10	RAM18	Row 18	RAM34	
COM38 COM39	Row 25 Row 24	RAM25 RAM24	Row 33 Row 32	RAM33 RAM32	Row 25 Row 24	RAM33 RAM32	Row 9 Row 8	RAM9 RAM8	Row 17 Row 16	RAM17 RAM16	Row 9 Row 8	RAM17 RAM16	Row 17 Row 16	RAM33 RAM32	
COM40	Row 24 Row 23	RAM23	Row 32 Row 31	RAM31	Row 24 Row 23	RAM31	Row 7	RAM7	Row 15	RAM15	Row 7	RAM15	Row 15	RAM31	
COM41	Row 22	RAM22	Row 30	RAM30	Row 22	RAM30	Row 6	RAM6	Row 14	RAM14	Row 6	RAM14	Row 14	RAM30	
COM42	Row 21	RAM21	Row 29	RAM29	Row 21	RAM29	Row 5	RAM5	Row 13	RAM13	Row 5	RAM13	Row 13	RAM29	
COM43 COM44	Row 20 Row 19	RAM20 RAM19	Row 28 Row 27	RAM28 RAM27	Row 20 Row 19	RAM28 RAM27	Row 4 Row 3	RAM4 RAM3	Row 12 Row 11	RAM12 RAM11	Row 4 Row 3	RAM12 RAM11	Row 12 Row 11	RAM28 RAM27	
COM45	Row 18	RAM18	Row 26	RAM26	Row 18	RAM26	Row 2	RAM2	Row 10	RAM10	Row 2	RAM10	Row 10	RAM26	
COM46	Row 17	RAM17	Row 25	RAM25	Row 17	RAM25	Row 1	RAM1	Row 9	RAM9	Row 1	RAM9	Row 9	RAM25	
COM47 COM48	Row 16 Row 15	RAM16 RAM15	Row 24 Row 23	RAM24 RAM23	Row 16 Row 15	RAM24 RAM23	Row 0	RAM0	Row 8 Row 7	RAM8 RAM7	Row 0	RAM8	Row 8 Row 7	RAM24 RAM23	
COM49	Row 15	RAM14	Row 23 Row 22	RAM22	Row 15 Row 14	RAM22		-	Row 6	RAM6		-	Row 6	RAM22	
COM50	Row 13	RAM13	Row 21	RAM21	Row 13	RAM21	-	-	Row 5	RAM5	-	-	Row 5	RAM21	
COM51	Row 12		Row 20	RAM20	Row 12	RAM20	-	-	Row 4	RAM4	-	-	Row 4	RAM20	
COM52 COM53	Row 11 Row 10	RAM11 RAM10	Row 19 Row 18	RAM19 RAM18	Row 11 Row 10	RAM19 RAM18	-	-	Row 3 Row 2	RAM3 RAM2	-	-	Row 3 Row 2	RAM19 RAM18	
COM54	Row 9	RAM9	Row 17	RAM17	Row 9	RAM17	-	-	Row 1	RAM1	-	-	Row 1	RAM17	
COM55	Row 8	RAM8	Row 16	RAM16	Row 8	RAM16	-	-	Row 0	RAM0	-	-	Row 0	RAM16	
COM56 COM57	Row 7 Row 6	RAM7 RAM6	Row 15 Row 14	RAM15 RAM14	Row 7 Row 6	RAM15 RAM14	-	-	-	-	-	-	-	-	
COM58	Row 5	RAIM5	Row 14 Row 13	RAM14 RAM13	Row 5	RAM13	-	-	-	-	-	-	-	-	
COM59	Row 4	RAM4	Row 12	RAM12	Row 4	RAM12	-	-	-	-	-	-	-	-	
COM60	Row 3	RAM3	Row 11	RAM11	Row 3	RAM11	-	-	-	-	-	-	-	-	
COM61 COM62	Row 2 Row 1	RAM2 RAM1	Row 10 Row 9	RAM10 RAM9	Row 2 Row 1	RAM10 RAM9	-	-		-	-	-	_	-	
COM63	Row 0	RAM0	Row 9	RAM8	Row 0	RAM8	-	-	-	-	-	-	-	-	
Display		(a)			,		,	(4)	,	a)		Ð	,	a)	1
examples	<u> </u>	(a)		b)		c)		d)	(	e)	(1	f)	(	g)	J
	_													_	
			SYSTE		7					1		NOIMO IO	3		
		NOI	SOLON		H	SYSTEC			SOLOMON SYSTECH				5		
		4			NO	SOFOMO			SOFOMON						
					_									ĺ	
	(a)					(b)			(c)		(d)				
	<b>F</b>	NUM	0 103		NU	MU IUS							-		7
			_			_			SYSTECH						
								'	SOLOMON				SOLOM		1

**SSD1305** Rev 1.8 P 49/71 Jul 2007 **Solomon Systech** 

(g)

(f)

(e)

SOLOMON SYSTECH

(RAM)

### 10.1.23 Set Display Clock Divide Ratio/ Oscillator Frequency (D5h)

This command consists of two functions:

- Display Clock Divide Ratio (D)(A[3:0])
  Set the divide ratio to generate DCLK (Display Clock) from CLK. The divide ratio is from 1 to 16, with reset value = 1. Please refer to section 8.3 for the details relationship of DCLK and CLK.
- Oscillator Frequency (A[7:4])
   Program the oscillator frequency Fosc that is the source of CLK if CLS pin is pulled high. The 4-bit value results in 16 different frequency settings available as shown below. The default setting is 0111b.




Figure 10-8: Typical Oscillator frequency adjustment by D5 command (V<sub>DD</sub> =2.8V)

# Note

# 10.1.24 Set Area Color Mode ON/OFF & Low Power Display Mode (D8h)

This command is used to enable area color mode. RESET is monochrome mode. The low power display mode can reduce power consumption during IC operation.

# 10.1.25 Set Pre-charge Period (D9h)

This command is used to set the duration of the pre-charge period. The interval is counted in number of DCLK, where RESET equals 2 DCLKs.


Solomon Systech Jul 2007 | P 50/71 | Rev 1.8 | SSD1305

<sup>(1)</sup> There is 10% tolerance in the above frequency values


### 10.1.26 Set COM Pins Hardware Configuration (DAh)

This command sets the COM signals pin configuration to match the OLED panel hardware layout. The table below shows the COM pin configuration under different conditions (for MUX ratio =64):


**Table 10-3: COM Pins Hardware Configuration** 



**SSD1305** | Rev 1.8 | P 51/71 | Jul 2007 | **Solomon Systech** 



Solomon Systech Jul 2007 | P 52/71 | Rev 1.8 | SSD1305



# 10.1.27 Set V<sub>COMH</sub> Deselect Level (DBh)

This command adjusts the  $V_{COMH}$  regulator output.

# 10.1.28 Enter Read Modify Write (E0h)

This single byte command is used to enter the Read Modify Write mode.

During the Read Modify Write mode:

The RAM address pointer will not be incremented when there is data read.

The RAM address pointer will be increased by one automatically after each data write.

After exit the Read Modify Write Mode by command EEh, the RAM address pointer returns back to the original location before enter the Read Modify Write mode.

For instance, when reading the data from the RAM and re-writing a new data to the same location, there is no need to re-enter the column and page addresses again under this mode.

**SSD1305** | Rev 1.8 | P 53/71 | Jul 2007 | **Solomon Systech** 

Table 10-4: Example of Read Modify Write Mode

Condition	RAM & address pointer (under Horizontal addressing mode)
Originally, Address Pointer point to address A	
Enter Read Modify Write Mode by command E0h	
Data read : address pointer does not change	
Data Write: address pointer increases by one automatically after each data write	
Data Write: address pointer increases by one automatically after each data write	
Data read : address pointer does not change	
Data Write: address pointer increases by one automatically after each data write	
Exit Read Modify Write Mode by command EEh	
Address Pointer point to address A after exit Read Modify Write Mode	

# 10.1.29 NOP (E3h)

No Operation Command

# 10.1.30 Exit Read Modify Write (EEh)

This single byte command is used to exit the Read Modify Write mode (Please refer to Section 10.1.28. for details of the Read Modify Write Mode).

# 10.1.31 Status register Read

This command is issued by setting D/C# ON LOW during a data read (See Figure 13-1 to Figure 13-3 for parallel interface waveform). It allows the MCU to monitor the internal status of the chip. No status read is provided for serial mode.

 Solomon Systech
 Jul 2007 | P 54/71 | Rev 1.8 | SSD1305

### 10.2 Graphic Acceleration Command

### 10.2.1 Horizontal Scroll Setup (26h/27h)

This command consists of 5 consecutive bytes to set up the horizontal scroll parameters and determines the scrolling start page, end page and scrolling speed.

Before issuing this command the horizontal scroll must be deactivated (2Eh). Otherwise, RAM content may be corrupted.

The SSD1305 horizontal scroll is designed for 132 columns scrolling. The following three figures (Figure 10-9, Figure 10-10, Figure 10-11) show the examples of using the horizontal scroll:


SEG0 SEG3 SEG5 26 SEG1 SEG130 SEG1 Original Setting SEG126 SEG128 SEG130 SEG127 SEG129 SEG131 122 SEG123 SEG125 SEG124 After one scroll SEG0 SEG1 step

Figure 10-9: Horizontal scroll example: Scroll RIGHT by 4 columns

Figure 10-10: Horizontal scroll example: Scroll LEFT by 2 columns

Original Setting	SEG0	SEG1	SEG2	SEG3	SEG4	SEG5	÷	÷	÷	SEG126	SEG127	SEG128	SEG129	SEG130	SEG131
After one scroll step	SEG2	SEG3	SEG4	SEG5	SEG6	SEG7	÷	:	:	SEG128	SEG129	SEG130	SEG131	SEG0	SEG1

Figure 10-11: Horizontal scrolling setup example



**SSD1305** | Rev 1.8 | P 55/71 | Jul 2007 | **Solomon Systech** 

### 10.2.2 Continuous Vertical and Horizontal Scroll Setup (29h/2Ah)

This command consists of 6 consecutive bytes to set up the continuous vertical and horizontal scroll parameters and determines the scrolling start page, end page, scrolling speed and vertical scrolling offset.

The bytes A[2:0], B[2:0], C[2:0] and D[2:0] of command 29h/2Ah are for the setting of the continuous horizontal scrolling. The byte E[5:0] is for the setting of the continuous vertical scrolling offset. All these bytes together are for the setting of continuous diagonal (horizontal + vertical) scrolling. If the vertical scrolling offset byte E[5:0] is set to zero, then only horizontal scrolling is performed (like command 26/27h). Alternatively, if the byte A[2:0] is set to zero and E[5:0] is not set to zero, then only vertical scrolling is performed.

Before issuing this command the scroll must be deactivated (2Eh). Otherwise, RAM content may be corrupted. The following two figures (Figure 10-12, Figure 10-13) show the examples of using the continuous vertical and horizontal scroll:

Example 1 : Full screen diagonal Display before scrolling start Display snap shot after scrolling start scrolling (horizontal right side scrolling with 1 column shift plus Start page address/ vertical scrolling with 1 row up) in No. of rows in top fixed every 6 frames. area =0 (POR) Sample code 29h // Vertical and right horizontal scroll No. of rows in scroll Olh // Horizontal scroll by 1 column OOh // Define PAGEO as start page address OOh // Set time interval between each area =64 (POR) scroll step as 6 frames 07h // Define PAGE7 as end page address SYSTECH End page address 01h #Set vertical scrolling offset as 1 row 2Fh // Activate scrolling Display before scrolling start Display snap shot after scrolling start Example 2: Partial screen horizontal right side scrolling with 1 column No. of rows in top fixed shift plus partial screen vertical area =0 (POR) scrolling with 1 row up in every 6 frames. No. of rows in scroll Sample code area =40 (POR) A3h // Set Vertical Scroll Area 00h // Set 0 row in top fixed area Start page address SOLOMON 28h // Set 40 rows in scroll area 29h // Vertical and right horizontal scroll SYSTECH 01h // Horizontal scrollby 1 column 05h // Define PAGES as start page address 00h // Set time interval between each End page address scroll step as 6 frames 07h // Define PAGE7 as end page address 01h #Set vertical scrolling offset as 1 now 2Fh // Activate scrolling

Figure 10-12: Continuous Vertical and Horizontal scrolling setup examples

Solomon Systech Jul 2007 | P 56/71 | Rev 1.8 | SSD1305

Figure 10-13: Continuous Vertical and Horizontal scrolling example: With setting in MUX ratio

Display before scrolling start RAM Content 40 MUX SYSTECH Example 1:40MUX diagonal Display snap shot after scrolling start scrolling (horizontal right side scrolling with 1 column shift plus Start page address, vertical scrolling with 1 row up) in every 6 frames. Sample code 40 MUX A8h // Set Multiples ratio SOLOMON 27h // 40 MUX End page addres 29h // V ertical and right horizontal scroll 01h // Horizontal scroll by 1 column 00h // Define PAGEO as start page address 00h // Set time interval between each scroll step as 6 frames 05h // Define PAGE5 as end page address 01h // Set vertical scrolling offset as 1 row 2Fh // Activate scrolling

As shown in Figure 10-13, the whole RAM content is displayed during scrolling regardless of the MUX ratio.

### 10.2.3 Deactivate Scroll (2Eh)

This command stops the motion of scrolling. After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten.

#### 10.2.4 Activate Scroll (2Fh)

This command starts the motion of scrolling and should only be issued after the scroll setup parameters have been defined by the scrolling setup commands :26h/27h/29h/2Ah. The setting in the last scrolling setup command overwrites the setting in the previous scrolling setup commands.


The following actions are prohibited after the scrolling is activated

- 1. RAM access (Data write or read)
- 2. Changing the horizontal scroll setup parameters

### 10.2.5 Set Vertical Scroll Area(A3h)

This command consists of 3 consecutive bytes to set up the vertical scroll area. For the continuous vertical scroll function (command 29/2Ah), the number of rows that in vertical scrolling can be set smaller or equal to the MUX ratio. Figure 10-14 shows some vertical scrolling example with different settings in vertical scroll area.

Figure 10-14: Vertical scroll area setup examples



Solomon Systech Jul 2007 | P 58/71 | Rev 1.8 | SSD1305

# 11 MAXIMUM RATINGS

Table 11-1 : Maximum Ratings (Voltage Referenced to  $V_{\text{SS}})$ 

Symbol	Parameter	Value	Unit
$V_{ m DD}$		-0.3 to +4	V
$V_{\mathrm{DDIO}}$	Supply Voltage	$-0.3$ to $V_{DD} + 0.5$	V
$V_{CC}$		0 to 16	V
$V_{SEG}$	SEG output voltage	0 to V <sub>CC</sub>	V
$V_{COM}$	COM output voltage	0 to 0.9*V <sub>CC</sub>	V
V <sub>in</sub>	Input voltage	$V_{SS}$ -0.3 to $V_{DD}$ +0.3	V
$T_A$	Operating Temperature	-40 to +85	°C
$T_{stg}$	Storage Temperature Range	-65 to +150	°C

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section

This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

**SSD1305** | Rev 1.8 | P 59/71 | Jul 2007 | **Solomon Systech** 

# 12 DC CHARACTERISTICS

# **Condition (Unless otherwise specified):**

Voltage referenced to  $V_{SS}$   $V_{DD} = 2.4$  to 3.5V $T_A = 25^{\circ}C$ 

# **Table 12-1: DC Characteristics**

Symbol	Parameter	<b>Test Condition</b>	Min	Тур	Max	Unit
$V_{CC}$	Operating Voltage	-	7	-	15	V
$V_{DD}$	Logic Supply Voltage	-	2.4	-	3.5	V
$V_{DD}$	Logic Supply Voltage (internal DC-DC enable)	-	2.4	-	3.5	V
$V_{\mathrm{DDIO}}$	Logic Supply Voltage for MCU interface	-	1.6	-	$V_{ m DD}$	V
$V_{OH}$	High Logic Output Level	$I_{OUT} = 100uA, 3.3MHz$	$0.9 \times V_{DDIO}$	-	-	V
$V_{OL}$	Low Logic Output Level	$I_{OUT} = 100uA, 3.3MHz$	-	_	$0.1 \times V_{DDIO}$	V
$V_{ m IH}$	High Logic Input Level	-	$0.8 \times V_{DDIO}$	_	-	V
$V_{IL}$	Low Logic Input Level	-	-	-	$0.2 \times V_{DDIO}$	V
$I_{CC, SLEEP}$	I <sub>CC</sub> Sleep mode Current	$V_{\rm DDIO}$ = 1.6V~3.3V, $V_{\rm DD}$ = 2.4V ~3.5V, $V_{\rm CC}$ = 7V~15V Display OFF, No panel attached	-	-	10	uA
${ m I}_{ m DD,~SLEEP}$	I <sub>DD</sub> Sleep mode Current	$V_{\rm DDIO}$ =1.6V~3.3V, $V_{\rm DD}$ = 2.4V ~3.5V, $V_{\rm CC}$ = 7V~15V Display OFF, No panel attached	-	-	10	uA
$I_{ m DDIO,\ SLEEP}$	I <sub>DDIO</sub> Sleep mode Current	$\begin{split} &V_{DDIO}=1.6V{\sim}3.3V,\ V_{DD}=2.4V\ {\sim}3.5V,\\ &V_{CC}=7V{\sim}15V\\ &Display\ OFF,\ No\ panel\ attached \end{split}$	-	_	10	uA
$ m I_{CC}$	$V_{CC}$ Supply Current $V_{DD} = 2.7V$ , $V_{CC} = 12V$ , $I_{REF} = 10uA$ No loading, Display ON, All ON, DC-DC converter OFF	Contrast = FFh	-	550	1000	uA
$ m I_{DD}$	$V_{DD}$ Supply Current $V_{DD} = 2.7V$ , $V_{CC} = 12V$ , $I_{REF} = 10uA$ No loading, Display ON, All ON, DC-DC converter OFF		-	100	300	uA
		Contrast=FFh	294	320	346	
	Segment Output Current	Contrast=AFh	-	220	-	
$I_{SEG}$	$V_{DD}$ =2.7V, $V_{CC}$ =12V,	Contrast=7Fh	-	159	-	uA
	I <sub>REF</sub> =10uA, Display ON.	Contrast=3Fh	-	79	-	
		Contrast=0Fh	-	19	-	
Dev	Segment output current uniformity	$\begin{aligned} \text{Dev} &= (I_{\text{SEG}} - I_{\text{MID}}) / I_{\text{MID}} \\ I_{\text{MID}} &= (I_{\text{MAX}} + I_{\text{MIN}}) / 2 \\ I_{\text{SEG}}[0:131] &= \text{Segment current at contrast} = FFh \end{aligned}$	-3	-	+3	%
Adj. Dev	Adjacent pin output current uniformity (contrast = FF)	Adj Dev = $(I[n]-I[n+1]) / (I[n]+I[n+1])$	-2	-	+2	%
$V_{CC}$	DC-DC converter output voltage	$V_{DD}$ =2.8 V L2=22uH Icc = 20mA(loading)	7	-	15	V
Pwr	DC-DC converter output power	V <sub>DD</sub> input=2.8V,	-	-	300	mW

 Solomon Systech
 Jul 2007
 P 60/71
 Rev 1.8
 SSD1305

# 13 AC CHARACTERISTICS

#### **Conditions:**

 $\begin{aligned} & Voltage \ referenced \ to \ V_{SS} \\ & V_{DD} = 2.4 \ to 3.5 V \\ & T_A = 25 ^{\circ} C \end{aligned}$ 

#### Table 13-1: AC Characteristics

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
Fosc (1)	Oscillation Frequency of Display	$V_{DD} = 2.8V$	324	360	396	kHz
	Timing Generator					
FFRM	Frame Frequency for 64 MUX	132x64 Graphic Display Mode, Display	-	F <sub>OSC</sub> x 1/(DxKx64)	-	Hz
	Mode	ON, Internal Oscillator Enabled		(2)		
RES#	Reset low pulse width		3	-	-	us

#### Note

**SSD1305** | Rev 1.8 | P 61/71 | Jul 2007 | **Solomon Systech** 

 $<sup>^{(1)}</sup>$ Fosc stands for the frequency value of the internal oscillator and the value is measured when command D5h A[7:4] is in default value.

<sup>(2)</sup> D: divide ratio (default value = 1)

K: number of display clocks (default value = 54)


Please refer to Table 9-1 (Set Display Clock Divide Ratio/Oscillator Frequency, D5h) for detailed description

Table 13-2: 6800-Series MCU Parallel Interface Timing Characteristics

 $(V_{DD}$  -  $V_{SS}$  = 2.4V to 3.5V,  $V_{DDIO}$  =  $V_{DD}$ ,  $T_A$  = 25°C)

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time	300	-	-	ns
t <sub>AS</sub>	Address Setup Time	0	-	-	ns
t <sub>AH</sub>	Address Hold Time	0	-	-	ns
t <sub>DSW</sub>	Write Data Setup Time	40	-	-	ns
t <sub>DHW</sub>	Write Data Hold Time	7	-	-	ns
t <sub>DHR</sub>	Read Data Hold Time	20	-	-	ns
t <sub>OH</sub>	Output Disable Time	-	-	70	ns
t <sub>ACC</sub>	Access Time	-	-	140	ns
PW <sub>CSL</sub>	Chip Select Low Pulse Width (read) Chip Select Low Pulse Width (write)	120 60	-	-	ns
PW <sub>CSH</sub>	Chip Select High Pulse Width (read) Chip Select High Pulse Width (write)	60 60	-	-	ns
$t_R$	Rise Time	-	-	40	ns
$t_{\mathrm{F}}$	Fall Time	-	-	40	ns

Figure 13-1: 6800-series MCU parallel interface characteristics



 Solomon Systech
 Jul 2007
 P 62/71
 Rev 1.8
 SSD1305

Table 13-3: 8080-Series MCU Parallel Interface Timing Characteristics

 $(\underline{V_{DD}}$  -  $V_{SS}$  = 2.4V to 3.5V,  $V_{DDIO}$  =  $V_{DD,}$   $T_A$  = 25°C)

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time	300	-	-	ns
t <sub>AS</sub>	Address Setup Time	10	-	-	ns
$t_{AH}$	Address Hold Time	0	-	ı	ns
$t_{ m DSW}$	Write Data Setup Time	40	-	1	ns
$t_{ m DHW}$	Write Data Hold Time	7	-	-	ns
$t_{\mathrm{DHR}}$	Read Data Hold Time	20	-	-	ns
t <sub>OH</sub>	Output Disable Time	-	-	70	ns
t <sub>ACC</sub>	Access Time	-	-	140	ns
$t_{PWLR}$	Read Low Time	120	-	-	ns
$t_{PWLW}$	Write Low Time	60	-	-	ns
$t_{PWHR}$	Read High Time	60	-	-	ns
$t_{PWHW}$	Write High Time	60	-	-	ns
$t_R$	Rise Time	-	-	40	ns
$t_{\rm F}$	Fall Time	-	-	40	ns
t <sub>CS</sub>	Chip select setup time	0	-	-	ns
$t_{CSH}$	Chip select hold time to read signal	0	-	-	ns
t <sub>CSF</sub>	Chip select hold time	20	-	-	ns

Figure 13-2: 8080-series parallel interface characteristics (Form 1)





Figure 13-3: 8080-series parallel interface characteristics (Form 2)




**SSD1305** | Rev 1.8 | P 63/71 | Jul 2007 | **Solomon Systech** 


**Table 13-4: Serial Interface Timing Characteristics** 

 $(V_{DD}$  -  $V_{SS}$  = 2.4V to 3.5V ,  $V_{DDIO}$  =  $V_{DD}$  ,  $T_A$  = 25°C)

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time	250	-	-	ns
$t_{AS}$	Address Setup Time	150	-	-	ns
$t_{AH}$	Address Hold Time	150	-	-	ns
$t_{CSS}$	Chip Select Setup Time	120	-	-	ns
$t_{CSH}$	Chip Select Hold Time	60	-	-	ns
$t_{ m DSW}$	Write Data Setup Time	50	-	-	ns
$t_{ m DHW}$	Write Data Hold Time	15	-	-	ns
$t_{\rm CLKL}$	Clock Low Time	100	-	-	ns
$t_{CLKH}$	Clock High Time	100	-	-	ns
$t_{R}$	Rise Time	-	-	40	ns
$t_{\mathrm{F}}$	Fall Time	-	-	40	ns

Figure 13-4: Serial interface characteristics





 Solomon Systech
 Jul 2007
 P 64/71
 Rev 1.8
 SSD1305


# **Conditions:**

 $V_{DD}$  -  $V_{SS}$  = 2.4 to 3.5V  $V_{DDIO}$  =  $V_{DD}$  $T_A$  = 25°C

**Table 13-5: I<sup>2</sup>C Interface Timing Characteristics** 

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time	2.5	-	-	us
t <sub>HSTART</sub>	Start condition Hold Time	0.6	-	-	us
t <sub>HD</sub>	Data Hold Time (for "SDA <sub>OUT</sub> " pin)	0	-	-	ns
	Data Hold Time (for "SDA <sub>IN</sub> " pin)	300	-	-	ns
$t_{\mathrm{SD}}$	Data Setup Time	100	-	-	ns
t <sub>SSTART</sub>	Start condition Setup Time (Only relevant for a repeated Start condition)	0.6	-	-	us
$t_{SSTOP}$	Stop condition Setup Time	0.6	-	-	us
t <sub>R</sub>	Rise Time for data and clock pin	-	-	300	ns
$t_{\rm F}$	Fall Time for data and clock pin	-	-	300	ns
t <sub>IDLE</sub>	Idle Time before a new transmission can start	1.3	-	-	us


Figure 13-5 :  $I^2C$  interface Timing characteristics



**SSD1305** Rev 1.8 P 65/71 Jul 2007 **Solomon Systech** 

### 14 APPLICATION EXAMPLE

Figure 14-1: Application Example of SSD1305T6R1





Solomon Systech Jul 2007 | P 66/71 | Rev 1.8 | SSD1305

# 15 PACKAGE INFORMATION

# 15.1 SSD1305Z Die Tray Information

Figure 15-1 SSD1305Z die tray information






	Spec
	mm (mil)
W1	76.00±0.10(2992)
W2	68.00±0.10(2677)
Н	4.20±0.10 (165)
Dx	9.35±0.10 (368)
TPx	57.30±0.10(2256)
Dy	7.30±0.10 (287)
TPy	61.41±0.10(2418)
Px	9.55±0.05 (376)
Ру	2.67±0.05 (105)
Х	8.39±0.1 (330)
Υ	1.37±0.1 (54)
Z	0.62±0.05 (24)
N	168(pocket number)


 SSD1305
 Rev 1.8
 P 67/71
 Jul 2007
 Solomon Systech

# 15.2 SSD1305T6R1 Detail Dimension


Figure 15-2 SSD1305T6R1 Detail Dimension



Solomon Systech Jul 2007 | P 68/71 | Rev 1.8 | SSD1305



MIRROR DESIGN



NOTE:

1. GENERAL TOLERANCE: ±0.05MM

2. MATERIAL PI: 75±6um


Adhesive: 12±2um thickness

CU: 18±5um SR:26±14um

TOLERANCE±0,200

Flex coating :Min 10um TOLERANCE ±0.300

3. SN PLATING: 0.200±0.05um 4. TAPESITE: 4 SPH,19mm




**SSD1305** | Rev 1.8 | P 69/71 | Jul 2007 | **Solomon Systech** 

### 15.3 SSD1305T7R1 Detail Dimension

Figure 15-3 SSD1305T7R1 Detail Dimension







1. GENERAL TOLERANCE: ±0.05MM

2. MATERIAL PI: 75±6um Adhesive: 12±2um CU: 18±5um SR: 26±14um TOLERANCE ± 200 um FC: Min 10um

3. SN PLATING: 0.200±0.05um

MIRROR DESIGN 4. TAPESITE: 4 SPH,19mm

φ405 COPPER POLYIMIDE UN-WINDING DIRECTION DIF COPPER POLYIMIDE 8 MAX 1.5

Jul 2007 | P 70/71 | Rev 1.8 | SSD1305 Solomon Systech

Solomon Systech reserves the right to make changes without notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any, and all, liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typical" must be validated for each customer application by the customer's technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part.

All Solomon Systech Products complied with six (6) hazardous substances limitation requirement per European Union (EU) "Restriction of Hazardous Substance (RoHS) Directive (2002/95/EC)" and China standard "电子信息产品污染控制标识要求 (SJ/T11364-2006)" with control Marking Symbol ⑤. Hazardous Substances test report is available upon requested.

http://www.solomon-systech.com

**SSD1305** | Rev 1.8 | P 71/71 | Jul 2007 | **Solomon Systech**