

Formal Verification of AHB-to-APB Bridge

Yelin Mao, Yuxiang Xia,
Hongkuan Yu

UNI: ym3000, yx2821, hy2819

Fall 2024


Introduction

Project Overview:

- Formal verification of the AHB-to-APB bridge
- Communication between the high-performance AHB and low-power APB buses

Verification Tools:


- Using SystemVerilog Assertions (SVA)
- Cadence Jasper Gold
- Siemens Modelsim



Structure


Three components:

- AHB_Interface
 - Manages AHB bus communication
- APB_FSM
 - Controls APB data transfer via an independent finite state machine
- TOP
 - Integrates AHB and APB components for seamless communication



I/O Ports




Stimulation - AHB Interface



```
# Starting Read-Write-Read-Write Test
# Read-Write-Read-Write Test Completed
# Starting Invalid Address Test
# Invalid Address Test Passed
# Starting Reset Test
# Reset Test Passed
# Starting Burst Test
# Burst Test Completed
# ** Note: $stop : AHB_Slave_Interface_tb.v(128)
# Time: 125 ns Iteration: 0 Instance: /AHB_slave interface tb
```


- Read-Write-Read-Write
- Invalid Address
- Reset
- Burst Write
- Expected outputs

Stimulation - TOP



- Single read & write
- Expected outputs except Pslex

SVA - FSM






SUMMARY

Properties Considered	: 37
assertions	: 19
- proven	: 19 (100%)
- bounded_proven (user)	: 0 (0%)
- bounded_proven (auto)	: 0 (0%)
- marked_proven	: 0 (0%)
- cex	: 0 (0%)
- ar_cex	: 0 (0%)
- undetermined	: 0 (0%)
- unknown	: 0 (0%)
- error	: 0 (0%)
covers	: 18
- unreachable	: 0 (0%)
- bounded_unreachable (user)	: 0 (0%)
- covered	: 18 (100%)
- ar_covered	: 0 (0%)
- undetermined	: 0 (0%)
- unknown	: 0 (0%)
- error	: 0 (0%)

- States: IDLE, WAIT, READ, WRITE, WRITEP, WENABLE, WENABLEP, RENALE
- Transitions based on inputs (valid, Hwrite, Hwritereg)

Property Verification



Five Scenarios:

- Single Write
- Single Read
- Burst write
- Burst read
- Back to back

Property Verification

- **Input signal timing constraints**

Hwrite	Hwdata
Hreadyin	Prdata
Haddr	

- **Output check:**



Pwrite	Pwdata
Paddr	Hrdata
Penable	Pselx

- **Assumptions:**

- valid input address
- transfer type
- burst read constraint
- burst write constraint
- back to back constraint

=====	
SUMMARY	
=====	
Properties Considered	: 53
assertions	: 20
- proven	: 18 (90%)
- bounded_proven (user)	: 0 (0%)
- bounded_proven (auto)	: 0 (0%)
- marked_proven	: 0 (0%)
- cex	: 2 (10%)
- ar_cex	: 0 (0%)
- undetermined	: 0 (0%)
- unknown	: 0 (0%)
- error	: 0 (0%)
covers	: 33
- unreachable	: 0 (0%)
- bounded_unreachable (user)	: 0 (0%)
- covered	: 33 (100%)
- ar_covered	: 0 (0%)
- undetermined	: 0 (0%)
- unknown	: 0 (0%)
- error	: 0 (0%)


SVA - TOP



All passed except:

- **Back2back_Pwrite:**
 - Sequence: write → read → invalid → invalid → invalid
 - First and second cycles: back-to-back transfers
 - Error: Pwrite incorrectly high at the fifth cycle
 - Expected: Pwrite should match Hwrite from the second cycle (low)
 - Caused by insufficient RTL design
- **Burst_write_psel0:**
 - Error: Pselx should be 3'b001
 - 3'b100 should occur at the fifth cycle
 - Pselx does not transfer correctly in the original RTL FSM code

SVA - TOP Counterexample Analysis



read_Penable



read_Pwrite

Removing valid address range assumption:

- State machine remains in the IDLE state due to invalid address


Burst_read_addr



Removing transfer type assumption:

- Htrans in Busy mode causes the state to remain in the IDLE state

Back_to_back_Penable



Stimulation vs SVA

Stimulation:

- Verified single write/read and identified the Pselx error
- Unable to fully check burst read/write scenarios and back-to-back transfers

SVA:

- More effective in verifying burst read/write and complex state transitions
- Captured issues like incorrect Pwrite behavior during back-to-back transfers, which were missed in stimulation

Conclusion & Future Work

Conclusion:

- Formal verification of the AHB-to-APB bridge confirmed correct data transfer.
- Identified and addressed issues in state transitions and address handling in the RTL code.

Future Work:

- Fix identified errors in the RTL code.
- Expand verification to cover more scenarios and edge cases.
- Optimize tool integration and extend verification to other AMBA components.