# Half Adder Module Test Plan and Results

## Hongkuan Yu

## Feb 2025

## Contents

1	DUT	2
2	Simulation Testbench (Dynamic)	4
3	Formal Property Verification (Static)	5
4	UVM (1.1d)	7

#### 1 DUT

endmodule

This module is simple, so I included the SystemVerilog code of half\_adder.sv below.

```
module half_adder(input clk,
                   input rst_n,
                   input [8:0] data_in0,
                   input [8:0] data_in1,
                   input in_valid,
                   output reg [9:0] data_out,
                   output reg out_valid
                   );
always @(posedge clk) begin
    if(!rst_n) begin
        data_out
                   <= 9'h0;
        out_valid <= 1'b0;</pre>
    end
    else if(in_valid) begin
        data_out <= data_in0 + data_in1;</pre>
        out_valid <= 1'b1;</pre>
    end
    else begin
        data_out <= 9'h0;</pre>
        out_valid <= 1'b0;</pre>
    end
end
```

This DUT is a half adder, meaning there is no carry-in for the Least Significant Bits. The I/O ports of half\_adder.sv and their functions are shown in Table 1 below.

input (wire)	$\operatorname{clk}$	1 bit	Global clock
input (wire)	$rst\_n$	1 bit	Active-low reset
input (wire)	$data_in0$	9 bits	First data be added
input (wire)	$data\_in1$	9 bits	Second data be added
input (wire)	$in_{valid}$	1 bit	Valid for input data
output (reg)	$data\_out$	10 bits	Result of addition
output (reg)	$out\_valid$	1 bit	Valid for output result

Table 1: I/O ports of dut.sv and their functions

The module's I/O graphic overview is shown in Figure 1 below.




Figure 1: Half Adder Module's I/O Overview

### 2 Simulation Testbench (Dynamic)

Create sim\_tb folder holding simulation testbench. Write a testbench half\_adder\_tb.sv to verify the half\_adder.sv dynamically by Synopsys VCS.

Create sim\_tb\_script folder for necessary scripts. Create filelist.f and Makefile containing normal simulation commands.

Create sim\_tb\_results folder for simulation testbench results. The results of the simulation testbench meet expectations: the output signal data\_out successfully gets the correct value of data\_in0 + data\_in1 after one clock period. out\_valid also functions correctly after one clock period after in\_valid being asserted. The result waveform is shown below in Figure 2 with decimal representation.




Figure 2: Simulation Testbench Result

## 3 Formal Property Verification (Static)

Create sva folder for formal property verification. Write a formal property verification half\_adder\_sva.sv to verify half\_adder.sv statically.

Create sva\_script folder for necessary scripts. Create filelist.f and Makefile containing operation commands of formal verification tool.

Create sva\_results folder for formal property verification results.

The truth table of implication operator  $|-\rangle$  and  $|-\rangle$  ( $|-\rangle$  ##1) is shown below in Figure 3.

p	q	$p \rightarrow q$
T	T	T
T	F	F
F	T	T
F	F	T

Figure 3: Truth Table of Implication Operator

According to the truth table, the implication will always be true if the first condition goes false. Hence, for the same first condition, both itself and its negation should be checked (or use cover). The SystemVerilog Assertions written for half\_adder.sv are shown below.

All property passed. The result is shown below in Figure 4.




Figure 4: VC Formal FPV Result

### 4 UVM (1.1d)

Create uvm folder holding different UVM parts. uvm/components folder contains all UVM components; uvm/interfaces folder contains interfaces used in UVM; uvm/test\_cases folder contains all test cases used in UVM.

The UVM components include (from top to bottom): a base test, environment, model, scoreboard, agent\_in, agent\_out, sequencer, transaction\_in, transaction\_out, driver, monitor\_in, and monitor\_out. Use a virtual sequencer to control the order of testing sequences. Six different test cases serve as six different sequences. Two interfaces are included for portable design. top\_tb.sv connects them all.

Create uvm\_script folder for necessary scripts. Create filelist.f and Makefile containing UVM simulation commands.

Create uvm\_results folder for UVM results.

The structure of this UVM platform is shown in Figure 5 below. This platform does not contain the UVM register model.




Figure 5: Structure of UVM Platform

This platform's UVM tree is shown in Figure 6 below.




Figure 6: UVM Tree

The transaction\_in contains unsigned data0 and data1 that can be randomized or set manually to feed into the input data\_in0 and data\_in1. It also contains ndelay that can be randomized or set manually to activate in\_valid with different delay clock cycles.

The transaction\_out serves for the channel of monitor\_out to the data\_out data type.

Test cases contain random and ordered transaction\_in sequences with different delay clock cycles, including burst (no delay), one cycle delay, and random cycle delay. All test cases passed. Please refer to the .log file respectively in the uvm\_results folder.

# References