

**Problem 1** You are designing a write buffer between a write-through L1 cache and a write-back L2 cache. The L2 cache write data bus is 16 B wide and can perform a write to an independent cache address every 4 processor cycles.

- a. How many bytes wide should each write buffer entry be?
- b. What speedup could be expected in the steady state by using a merging write buffer instead of a nonmerging buffer when zeroing memory by the execution of 64-bit stores if all other instructions could be issued in parallel with the stores and the blocks are present in the L2 cache?
- c. What would the effect of possible L1 misses be on the number of required write buffer entries for systems with blocking and nonblocking caches?

**Problem 2** A cache acts as a filter. For example, for every 1000 instructions of a program, an average of 20 memory accesses may exhibit low enough locality that they cannot be serviced by a 2 MB cache. The 2 MB cache is said to have an MPKI (misses per thousand instructions) of 20, and this will be largely true regardless of the smaller caches that precede the 2 MB cache. Assume the following cache/latency/MPKI values: 32 KB/1/90, 128 KB/2/80, 512 KB/4/50, 2 MB/6/40, 8 MB/12/20. Assume that accessing the off-chip memory system requires 200 cycles on average. For the following cache configurations, calculate the average time spent accessing the cache hierarchy. What do you observe about the downsides of a cache hierarchy that is too shallow or too deep?

- a. 32 KB L1; 8 MB L2; off-chip memory
- b. 32 KB L1; 2MB L2; 8 MB L3; off-chip memory
- c. 32 KB L1; 512 KB L2; 2 MB L3; 8 MB L4; off-chip memory

**Problem 3** Suppose we have a deeply pipelined processor, for which we implement a branch-target buffer for the conditional branches only. Assume that the misprediction penalty is always four cycles and the buffer miss penalty is always three cycles. Assume a 90% hit rate, 80% accuracy, and 15% branch frequency. How much faster is the processor with the branch-target buffer versus a processor that has a fixed two-cycle branch penalty? Assume a base clock cycle per instruction (CPI) without branch stalls of one.

**Problem 4** Consider a branch-target buffer that has penalties of zero, two, and two clock cycles for correct conditional branch prediction, incorrect prediction, and a buffer miss, respectively. Consider a branch-target buffer design that distinguishes conditional and unconditional branches, storing the target address for a conditional branch and the target instruction for an unconditional branch.

- a. What is the penalty in clock cycles when an unconditional branch is found in the buffer?

b. Determine the improvement from branch folding for unconditional branches. Assume a 90% hit rate, an unconditional branch frequency of 10%, and a two-cycle penalty for a buffer miss. How much improvement is gained by this enhancement?

**Problem 5** Consider a desktop system with a processor connected to a 2 GB DRAM with error-correcting code (ECC). Assume that there is only one memory channel of width 72 bits (64 bits for data and 8 bits for ECC).

- a. How many DRAM chips are on the DIMM if 1 Gb DRAM chips are used, and how many data I/Os must each DRAM have if only one DRAM connects to each DIMM data pin?
- b. What burst length is required to support 32B L2 cache blocks?
- c. Calculate the peak bandwidth for DDR2-533 DIMM for reads from an active page excluding the ECC overhead.