VLSI Testing and Design for Testability

Assignment1

B103526 中央電機黃聖倫

Method:

In order to find all paths that contain a certain input and output, I modified the function 'SetupOption' to add some new arguments.

```
21
   int SetupOption(int argc, char ** argv)
       option.usage("[options] input_circuit_file");
       28 V
       option.enroll("plogicsim", GetLongOpt::NoValue,
       "run single pattern single transition-fault simulation", 0);
33
       option.enroll("transition", GetLongOpt::NoValue,
    "run transition-fault ATPG", 0);
option.enroll("input", GetLongOpt::MandatoryValue,
    "set the input pattern file", 0);
       38 ~
       42
43 ~
       option.enroll("path", GetLongOpt::NoValue,
              "list and count all possible paths connecting the given PI and PO", 0)
45 V
       46
47 ∨
       option.enroll("end", GetLongOpt::MandatoryValue,
       set the output path", 0);
       int optind = option.parse(argc, argv);
if ( optind < 1 ) { exit(0); }</pre>
       if ( option.retrieve("help") ) {
          option.usage();
          exit(0);
       return optind;
```

Fig1. Modify Function 'SetupOption'

To accelerate the code execution time, I used the function findtrack to get the addresses of the input and output signals, and called the function backward to propagate a flag from the output signal back to the input signal through certain gates.

By adding these flags, after finding the path from the input signal to the output signal, we can avoid gates that do not affect the result, thereby reducing unnecessary paths.

Additionally, I added a data member called flag1 to the Gate class, which is of type bool. This flag indicates whether a gate can propagate the signal to the output.

```
void findtrack(string PI.string PO.GATE*& PI PTR, GATE*& PO PTR)
158
159
160
          unsigned i = 0;
161
          int signal=0;
          GATE* gptr;
162
163
          string out= PO;
164
          for (;i < Circuit.No_Gate();i++) {</pre>
165
              gptr = Circuit.Gate(i);
              if(gptr->GetName()==PI)
166
167
168
                  signal++;
                 PI_PTR=gptr;
170
171
              else if (gptr->GetName()==out)
172
173
                  signal++;
174
                  PO_PTR=gptr;
175
              if (signal==2) break;
176
177
          backward(PO_PTR);
```

Fig2. Function 'findtrack'

```
void backward(GATE* PO_PTR)
{
    GATE* now=PO_PTR;
    now->Setflag1();
    if(now->GetFunction()==G_PI) return;
    else {
        for (unsigned j = 0;j < now->No_Fanin();j++) {
            if(now->Fanin(j)->Getflag1())continue;
            now->Fanin(j)->Setflag1();
            //cout<<now->Fanin(j)->GetName()<<end1;
            backward(now->Fanin(j));
        }
    }
}
```

Fig3. Function 'backward'

I used recursion (by calling the recursive function) to find all the paths from the input signal to the output signal. By using the existing function No_Fanout, I retrieve the output of a specific gate and traverse the path until the output signal is found.

An important aspect is that I use flag1 (as previously set by the findtrack and backward functions) to check whether a gate can propagate the signal to the output, which helps accelerate the process.

```
void recursive(GATE* PI_PTR, GATE* PO_PTR, vector<string>& namelist,unsigned &count)
195
196
           if(PI_PTR==PO_PTR)
              count++:
198
               for (unsigned i=0;i<namelist.size();i++)</pre>
199
200
                  cout<<namelist[i]<<" ";</pre>
201
202
              cout<<PO PTR->GetName():
203
204
              cout<<endl:
205
              return;
206
207
           else{
208
               for (unsigned j = 0;j < PI_PTR->No_Fanout();j++) {
209
                  if(PI_PTR->Getflag1()){
210
                      namelist.push_back(PI_PTR->GetName());
211
                       recursive(PI_PTR->Fanout(j),PO_PTR,namelist,count);
                       namelist.pop_back();
212
213
214
```

Fig4. Function 'recursive'

Test Case Result:

CASE1:

./atpg -path -start G3 -end PO G16 /path/circuits/iscas85/c17.bench

(path is depend on user workstation)

```
10305504@cad podem]$ ./atpg -path -start G3 -end PO_G16 /home/Student113/s110305504/VLSI_Testing/Assignment0/circuits/iscas85/c17.bench
Start parsing input file
Finish reading circuit file
G3 net14 net18 G16 P0_G16
G3 net17 G16 P0_G16
The paths from G3 to PO_G16: 2
```

CASE2:

./atpg -path -start 126GAT 30 -end PO 863GAT 424 /path/circuits/iscas85/c880.bench

```
0305504@cad podem]$ ./atpg -path -start 126GAT_30 -end PO_863GAT_424 /home/Student113/s110305504/VLSI_Testing/Assignment0/circuits/iscas85/c880.bench parsing input file
h reading circuit file
T_30 517GAT_227 517GAT_227b 543GAT_236 581GAT_250 581GAT_250 654GAT_270 734GAT_287 773GAT_351 773GAT_351b 788GAT_367 788GAT_367 808GAT_377 808GAT_377 808GAT_377b 826GAT_391 837G 68 846GAT_407 855GAT_418 863GAT_424 PO_863GAT_424
T_30 517GAT_227 517GAT_227b 543GAT_236 581GAT_250b 654GAT_270 734GAT_287 773GAT_351 789GAT_368 789GAT_368 802GAT_372 808GAT_377 808GAT_377b 826GAT_391 837GAT_368 855GAT_418 863GAT_424 PO_863GAT_424
T_30 517GAT_227 517GAT_227b 543GAT_236 581GAT_250 651GAT_271 722GAT_295 763GAT_337 773GAT_351 773GAT_351 789GAT_367 788GAT_367 802GAT_372 808GAT_377 808GAT_377b 826GAT_391 837GAT_301 826GAT_372 808GAT_372 808GAT_372 808GAT_377 808GAT_377b 826GAT_391 837GAT_367 826GAT_391 837GAT_396 846GAT 826GAT_391 837GAT_396 846GAT_391 837GAT_39
```

CASE3:

./atpg -path -start 307GAT 18 -end PO 2548GAT 840 /path/circuits/iscas85/c6288.bench

```
816 2476GAT 816b 2548GAT 840 PO 2548GAT 840

816 2476GAT 816b 2548GAT 840 PO 2548GAT 840

818 5496AT 285 5496AT 285 1763GAT 500 1763GAT 500b 1826GAT 543 1826GAT 543b 2005GAT 605 2005GAT 605b 2037GAT 622 2037GAT 622b 2085GAT 640 2085GAT 640b 2151GAT 682b 2716 2269GAT 716b 232GGAT 742 232GGAT 742b 2362GAT 763 2362GAT 763b 2414GAT 782 2414GAT 782b 2476GAT 816b 2548GAT 840 PO 2548GAT 840

818 549GAT 285 549GAT 285b 1763GAT 500 1763GAT 500b 1826GAT 543b 2005GAT 605b 2005GAT 605b 2037GAT 622b 2085GAT 640b 2085GAT 640b 2151GAT 682b 2716 2269GAT 716b 232GGAT 742b 2362GAT 742b 2362GAT 763b 2414GAT 782b 2477GAT 823b 2477GAT 823b 2476GAT 840b PO 2548GAT 840

818 549GAT 285 549GAT 285b 1763GAT 500 1763GAT 500b 1826GAT 543b 2005GAT 605b 2005GAT 605b 2037GAT 622b 2085GAT 640b 2151GAT 682b 2151GAT 682b 2716b 232GGAT 742b 232GGAT 742b 2362GAT 763b 2414GAT 782b 2477GAT 823b 2477GAT 823b 2476GAT 840b PO 2548GAT 840
                                                                 7681_7456_2362641_763_2362641_7636_2414647_782_2414647_782b_2476641_8166_2548641_840_PQ_2548641_840
AT_285_54964T_285_176364T_506_176364T_506_056_182664T_543_182664T_543_208564T_605_208564T_605_208364T_640_208564T_62b_208564T_640_208564T_640_208564T_640_215164T_682_215164T_682b_2
764T_745b_236564T_763_236264T_763b_241464T_782_241464T_782b_247764T_823_247764T_823b_254864T_840_PO_254864T_840
AT_285_54964T_285b_176364T_500_1763664T_500b_182664T_543_182664T_543b_200564T_605_200564T_605b_203764T_622_203764T_622b_208564T_640_208564T_640b_215164T_682_215164T_682b_2
764T_745b_236264T_763_236264T_763b_247664T_816_247664T_816b_254864T_840_PO_254864T_840
30764T_185_036264T_763_236264T_763b_247664T_816_247664T_816b_254864T_840_PO_254864T_840
307644T_185_0564T_840:468
```

Build:

make

./atpg -path -start $\langle PI \rangle$ -end $\langle PO \rangle$ $\langle absolute\ path \rangle$

Ex:

./atpg -path -start 307GAT_18 -end PO_2548GAT_840 /home/Student113/s110305504/VLSI_Testing/Assignment0/circuits/iscas85/c6288.bench