

# VLSI Testing and Design for Testability

## Assignment1

B103526 中央電機黃聖倫

### Method:

In order to find all paths that contain a certain input and output, I modified the function 'SetupOption' to add some new arguments.

```
21 int SetupOption(int argc, char ** argv)
22 {
23     option.usage("[options] input_circuit_file");
24     option.enroll("help", GetLongOpt::NoValue,
25         "print this help summary", 0);
26     option.enroll("logicsim", GetLongOpt::NoValue,
27         "run logic simulation", 0);
28     option.enroll("plogicsim", GetLongOpt::NoValue,
29         "run parallel logic simulation", 0);
30     option.enroll("fsim", GetLongOpt::NoValue,
31         "run stuck-at fault simulation", 0);
32     option.enroll("stfsim", GetLongOpt::NoValue,
33         "run single pattern single transition-fault simulation", 0);
34     option.enroll("transition", GetLongOpt::NoValue,
35         "run transition-fault ATPG", 0);
36     option.enroll("input", GetLongOpt::MandatoryValue,
37         "set the input pattern file", 0);
38     option.enroll("output", GetLongOpt::MandatoryValue,
39         "set the output pattern file", 0);
40     option.enroll("bt", GetLongOpt::OptionalValue,
41         "set the backtrack limit", 0);
42     /*
43     option.enroll("path", GetLongOpt::NoValue,
44         "list and count all possible paths connecting the given PI and PO", 0);
45     option.enroll("start", GetLongOpt::MandatoryValue,
46         "set the input path", 0);
47     option.enroll("end", GetLongOpt::MandatoryValue,
48         "set the output path", 0);
49     */
50     int optind = option.parse(argc, argv);
51     if (optind < 1) { exit(0); }
52     if (option.retrieve("help")) {
53         option.usage();
54         exit(0);
55     }
56     return optind;
57 }
58
```

Fig1. Modify Function 'SetupOption'

To accelerate the code execution time, I used the function `findtrack` to get the addresses of the input and output signals, and called the function `backward` to propagate a flag from the output signal back to the input signal through certain gates.

By adding these flags, after finding the path from the input signal to the output signal, we can avoid gates that do not affect the result, thereby reducing unnecessary paths.

Additionally, I added a data member called `flag1` to the `Gate` class, which is of type `bool`. This flag indicates whether a gate can propagate the signal to the output.

```

158 void findtrack(string PI,string PO,GATE*& PI_PTR, GATE*& PO_PTR)
159 {
160     unsigned i = 0;
161     int signal=0;
162     GATE* gptr;
163     string out= PO;
164     for (;i < Circuit.No_Gate();i++) {
165         gptr = Circuit.Gate(i);
166         if(gptr->GetName()==PI)
167         {
168             signal++;
169             PI_PTR=gptr;
170         }
171         else if (gptr->GetName()==out)
172         {
173             signal++;
174             PO_PTR=gptr;
175         }
176         if (signal==2) break;
177     }
178     backward(PO_PTR);
179 }

```

Fig2. Function 'findtrack'

```

void backward(GATE* PO_PTR)
{
    GATE* now=PO_PTR;
    now->Setflag1();
    if(now->GetFunction()==G_PI) return;
    else {
        for (unsigned j = 0;j < now->No_Fanin();j++) {
            if(now->Fanin(j)->Getflag1())continue;
            now->Fanin(j)->Setflag1();
            //cout<<now->Fanin(j)->GetName()<<endl;
            backward(now->Fanin(j));
        }
    }
}

```

Fig3. Function 'backward'

I used recursion (by calling the recursive function) to find all the paths from the input signal to the output signal. By using the existing function `No_Fanout`, I retrieve the output of a specific gate and traverse the path until the output signal is found.

An important aspect is that I use `flag1` (as previously set by the `findtrack` and `backward` functions) to check whether a gate can propagate the signal to the output, which helps accelerate the process.



## Build:

make

`./atpg -path -start <PI> -end <PO> <absolute path>`

Ex:

```
./atpg -path -start 307GAT_18 -end PO_2548GAT_840 /home/Student113/s110305504/VLSI_Testing/Assignment0/circuits/iscas85/c6288.bench
```