(1)
(a) add \$52. \$51. \$51
(b) Reg Dst = 1, AUSrc = 0, ALUOP=10

pipelined processor

a > 350pg

b > 220ps

non-piplined processor

a > 1250pg

b > 950pg

register \$50 in add instruction depends on lw instruction.

register \$51 in sub instruction depends on add instruction register \$50 in sub instruction depends on lw instruction depends on lw instruction.