

①

(a) add \$s2, \$s1, \$s1

(b) RegDst = 1, ALUSrc = 0, ALUOP = 10

②

pipelined processor

: a \rightarrow 350ps

b \rightarrow 220ps

non-pipelined processor

: a \rightarrow 1250ps

b \rightarrow 950ps

③

register \$s0 in add instruction
depends on lw instruction.

register \$s1 in sub instruction
depends on add instruction

register \$s0 in sub instruction
depends on lw instruction.