RoboChip

* note that this is on scratch space of bwrcix. You will need to ssh to the machine.

The run is at:

/scratch/rezasjd/new-robo/vlsi/build/chipyard.TestHarness.RoboConfig-ChipTop/

Final GDS is at:

/scratch/rezasjd/new-robo/vlsi/build/chipyard.TestHarness.RoboConfig-ChipTop/par-ChipTop/ChipTop.gds

Manual fixes:

- 1. Diode insertion for antenna violations (eco'd)
- 2. Removal of VIA2 on the four corners of the 4 clamps in the middle of the die

RTL Sim

Run Located at:

/scratch/rezasjd/new-robo/sims/vcs/output/chipyard.TestHarness.RoboConfig

```
tools/synopsys/vcs/S-2021.09-SP1-1/include - c /scratch/rezasjd/new-robo/sims/vcs/generated-src/chipyard.TestHarness.RoboConfig/gen-collateral/uart.cc
ccl: warning: command-line option '-std=c+17' is valid for C++/ObjC++ but not for C
/scratch/rezasjd/new-robo/.conda-env/bin/../lib/gcc/x86 64-conda-linux-gnu/12.2.0/../../../x86 64-conda-linux-gnu/bin/ld: warning: rmar_nd.o: missing .note.GNU-stack section
/scratch/rezasjd/new-robo/.conda-env/bin/../lib/gcc/x86 64-conda-linux-gnu/12.2.0/../../../x86 64-conda-linux-gnu/bin/ld: NOTE: This behaviour is deprecated and will be rem
/scratch/rezasjd/new-robo/sims/vcs/simv-chipyard-RoboConfig up to date
make[1]: Leaving directory '/scratch/rezasjd/new-robo/sims/vcs/simv-chipyard-RoboConfig up-ermissive +spiflash=../../tests/spiflash.img +spiflash=.../../tests/spiflash.img +spiflash=.../../tests/spiflash-../../tests/spiflash-../../tests/spiflash-../../tests/spiflash-../../tests/spiflash-../../tests/spiflash-../.
```


DRC status

DRC runs are at:

/scratch/rezasjd/new-robo/vlsi/build/chipyard.TestHarness.RoboConfig-ChipTop/

DRCD:

0 errors.



IL:


0 errors. clean

DENALL:

5 errors:

FULLCHIP:

Total of 958 errors. All can be ignored. All due to the existence of two bumps on top of each other. (one hammer/innovus inserted and one from the die ring)



VUE: [.../rezasjd/new-robo/vlsi/build/chipyard.TestHarness.RoboConfig-ChipTop/drc-final-lu/drc-ChipTop/ChipTop.vue]

<u>F</u>ile <u>V</u>iew <u>T</u>ools <u>W</u>indows <u>H</u>elp

Load Results × Run Summary ×

LAYOUT ERRORS RESULTS

CLEAN

Model: Intel(R) Xeon(R) Platinum 8380 CPU @ 2.30GHz

DRC Error Statistics

Library name: /scratch/rezasjd/new-robo/vlsi/build/chipyard.TestHarness.RoboConfig-ChipTop/drc-tapein/drc-ChipTop/Chi

Structure name: ChipTop

Generated by: IC Validator RHEL64 S-2021.06-SP3-2.7200131 2022/01/06


Runset name: /scratch/rezasjd/new-robo/vlsi/build/chipyard.TestHarness.RoboConfig-ChipTop/drc-final-lu/drc-ChipTop/d

User name: rezasjd

Time started: 2023/05/13 02:55:45PM Time ended: 2023/05/13 03:01:09PM


Called as: /tools/synopsys/icv/S-2021.06-SP3-2/bin/LINUX.64/icv -64 -host_init 32 -clf /scratch/rezasjd/new-robo/vlsi/bu CLF: -i /scratch/rezasjd/new-robo/vlsi/build/chipyard.TestHarness.RoboConfig-ChipTop/drc-tapein/drc-ChipTop/ChipTop.gds

TUC:



IPALL:

Clean



LVS status