BearlyML

* note that this is on scratch space of bwrcix. You will need to ssh to the machine.

The run is at:

/scratch/rezasjd/outel/vlsi/build-2/chipyard.TestHarness.BearlyConfig-ChipTop

Final GDS is at:

/scratch/rezasjd/outel/vlsi/build-2/chipyard.TestHarness.BearlyConfig-ChipTop/par-ChipTop/ChipTop.gds

Manual fixes:

- 1. Diode insertion for antenna violations (eco'd)
- 2. Removal of VIA2 on the four corners of the 4 clamps in the middle of the die
- 3. One M8 routing adjustment on top of the PLL

RTL Sim

```
Compiler version S-2021.09-SP1-1 Full64; Runtime version S-2021.09-SP1-1_Full64; May 13 16:02 2023

MOTE: automatic random seed used: 1375321833

[UART] UART0 is here (stdin/stdout).
[UART0 is here.
[UART0 is here.
[UART0 is here.
[UART0 is here.
[UART0 is here
```


DRC status

DRC runs are at:

/scratch/rezasjd/outel/vlsi/build-2/chipyard.TestHarness.BearlyConfig-ChipTop

DRCD:

0 errors.




IL:


0 errors.



DENALL:


5 errors:






FULLCHIP:


Total of 958 errors. All can be ignored. All due to the existence of two bumps on top of each other. (one hammer/innovus inserted and one from the die ring)



LU:




TUC:



IPALL:

This one is a relief:



LVS status