

Compilers: Three Easy Pieces

Yingwei Zheng


Bingzhen Wang





A brief introduction to CMMC

CMMC (C Minus Minus Compiler)



- Codebase: hand-written ~57kLOC, generated ~49kLOC
- Source available on GitHub: https://github.com/dtcxzyw/cmmc/



Team members

- 郑英炜 @dtcxzyw
 - ISCAS PLCT Lab Intern, LLVM Committer (Transform/RISC-V backend)
 - Contribution: Infrastructure/Transform
- 王炳臻 @infiWang
 - ISCAS PLCT Lab Intern, luajit rv64 port contributor
 - Contribution: RISC-V backend
- 邬一帆 @GhostFrankWu
 - CTFer, COMPASS CTF Team Leader
 - Contribution: Regression testing/Fuzzing
- 严文谦 @YanWQ-monad
 - CTFer
 - Contribution: Transform/ARM-v7 backend/CI



Highlights

2023全国大学生计算机系统能力大赛 编译系统设计赛(华为毕昇杯)编译系统设计赛道 决赛入围名单							
队伍编号	队名/学校	功能分	性能分	总分	赛道		
202314325201374	CMMC/ 南方科技大学	100	99.8496	99. 9248	RISC-V		
202314325201374	CMMC/ 南方科技大学	100	90.7329	95. 3664	ARM		
202310006201934	那一年喵喵变成了光/ 北京航空航天大学	100	78. 188	89.094	ARM		
202310006201725	ATRI/ 北京航空航天大学	100	73. 707	86. 8535	ARM		
202310055201427	没有op就不配拿奖吗/南开大学	100	65.8981	82.9491	ARM		
202310532201184	卷窝鸣人/ 湖南大学	100	58. 1337	79.0668	ARM		
202310055201422	NKUF4/ 南开大学	100	57. 3885	78. 6943	ARM		
202310006201725	ATRI/ 北京航空航天大学	98	50.6447	74. 3223	RISC-V		

Preliminary result

#	用户名	队伍	提交次数(ASC)	最后提交时间(ASC)	正确分	性能分	总分
1	202314325201374	CMMC/南方科技大学	8	2023-08-21 16:23:25	98	92.6925	93.8708
2	202310007201692	bit.newnewcc/ 北京理工大学	23	2023-08-21 14:18:13	100	49.3855	60.6219
3	202310558201558	Yat-CC/ 中山大学	17	2023-08-21 14:53:12	99	47.8161	59.1789
4	202310006201898	喵喵队引体向上/ 北京航空航天大学	38	2023-08-21 16:50:16	100	45.5433	57.6327
5	202310055201721	生成式智能人工队/ 南开大学	18	2023-08-21 17:18:56	100	45.4676	57.5738

spq.tree	gen.			
Technic Name	Residen	Connect	Della	Delta (%)
toget 0	6.13690	7.60906	3.30	26.58
sector made	4,15000	7.60005	3.36	260,500
sector made	4.90200	7.90044	5.05	64,500
cryster-6	1.18467	1.00000	0.00	49,140
crafter1	1.00000	2.47500	8.40	49.74
Sugar-1	0.00700	0.00007	0.00	56,500
Sugar-2	1.8364	5.00000	3.36	10,120
garanti fermuli dan	2.40007	20.407988	2.786	20,000
DE NASSE	4.43401	7.149773	0.76	11.420
Inangement	E. 389074	1.00016	0.40	7.7%
DE york	LANDE	5.10/040	0.00	on.
DR suel1	A. MARKE	0.9000	0.00	1.7%
hanganetic	5.10800	5.36550	0.00	0.46
(approximate)	5.17150	1.17611	0.00	0.160
Lagrencent	5, 270756	3.425907	0.00	-0.MG
(apercurat)	1. 10103	1.17610	0.00	0.16
Large Loop array 6	7,4300	7.17000	0.00	5.40
large loop array 1	1.8700	3.60000	-9.24	4.181
meteral	17.70498	34.40065	9.50	7.88
mediant	0.002575	0.0028	0.00	-24.465
outlet	0.00000	13.760KF	4.00	-54,756
General Control of Con	0.00000	3.470076	2.00	- M-76
many many many many many many many many	A	1 - 1000	1.00 (Section Sect
loan for the manufacture of	40.131534	16.006768	22.36	160,000
outled	9.211291	6.76600	1.0	17,181
Internal by Franci	1.46969	2.19000	1.00	-00.005
GERNATION CONTRACTOR C	2.164294	1.00016	9.20	42-15
dend-d	0.40003	0.00987	-0.00	-88-125
design of	0.00000	0.007035	9.00	-11.86
OR .	1.48440	8.79610	0.70	-80,000
Interest and the Control Congress	7.48607	37.00000	2.00	-0.16
dental de	0.40430	0.002008	0.00	90.70
Di yessel	2.908702	1.5000	2.00	44.480
garanti le-ya igidengan	9.411306	1.0075	4.79	40.86
E2 mm2	1.424907	a.ecgan	0.87	-G.155
CI mad	2.48800	0.00000	2.50	42,400
industrial continues.	0.000000	0.00000	0.00	46,475
CT, manuf	7.06807	3.9014	4.80	-T1-AG
DI, marel	A. THEODIE	2.109612	7.6	75.475
CT -	4. 1179C1	2.80992	4.6	75.00
mu .	26.20290	7.62846	28.80	-71-723
The Control of the Co	10.7716914	1.0904	9.20	111.40
Di nyawa M	4.00000	2.679037	4.67	175,040
condition and the second	OK. 204.143	17.40114	47.74	71.163
DE spenier	30.07580 30.40479	3.775AAA	-93.59	71.415
cond.	27.100406	6.00656	-38.10	171.465
III, label I	1.00000	0.07906	9.400	79,000
ID label2	1.768%	O. MINORED	-2.86	- 28. 160
III laboriti	4.400027	1.79040	4.50	196, 125
method 2	27-124907	0.000	26.05	96.40
The street	27.464.000	0.0000	34.55	-96,433
material I	27, 545403	0.1909	24.47	-90,415
integer shock optimization 1	0.00000	0.000005	0.00	-00.100
the state of the state of	2,9822	0.00047	2.00	
Charles Computer 2	0.00000	0.00000	0.00	-90-405
To get a few series and a series of	0.00000	0.00000	-0.00	-00.000
marian Manaci-2	6.5020	0.000015	0.70	-90,040
hash1	0.00000	0.00000	0.00	-00.000
manan bianas 1	2.464264	0.00000	2.86	20.00
marion biomani-4	2.363603	0.000015	-3.28	-00.000
morning sell (f	1, 124,60	0.000015	1.10	-00.000
F-contine?	1. MAKEN	0.0000.07	-9.56	100,000
morning pall, 5	4.10000	0.000012	-6.05	-100.000
Frankerd Frankerd	A. 100 CM	0.000045	1.0	100.00
One had referendent I	0.00000	0.00000	0.07	100,000
hard-2	S. Seeres	0.000005	-9.30	100,000
hand-K	15,44045	0.000000	71.47	150,000

CMMC vs Baseline (GCC -O3)

Final result



Table of Contents

- Operating Systems: Three Easy Pieces
 - Virtualization
 - Concurrency
 - Persistence



- Compiler = pattern matching + heuristics algorithms + decision tree
- Compiler is a highly-tuned expert system!!!
- Compilers: Three Easy Pieces
 - Abstraction
 - Canonicalization
 - Legalization



Part I Abstraction

We need abstraction

- Target-independent optimizations
 - IR -> X86, IR -> RISC-V
 - How to describe instructions/registers/side effects?
- Provide heuristics algorithms with a cost model
 - mul takes 3 cycles, div takes 6-68 cycles on sifive-u74
- Reuse logic to simplify similar patterns
 - a in [0, 16), b in $[-15, 0] \rightarrow b \le a$
 - a = x & 0xf ? a = b + 15 ? a = abs(x % 16) ?



Part I Abstraction

- Abstraction for values
 - Constant range + known bits
 - SCEV
- Abstraction for memory
 - Memory access
 - Address generation
 - Alias analysis
- Abstraction for control flow
 - Block freq estimation
 - Constraint elimination
- Abstraction for ISA
 - Instructions
 - Registers
- Abstraction for microarchitecture
 - Instruction scheduling
 - Macro fusion



Part I Abstraction for scalar values

- Constant range
 - [signed min, signed max], [unsigned min, unsigned max]
 - transfer function: a in [0, 1], b in [1, 4] → (a + b) in [1, 5]
 - contextual range: if (0 <= a && a < 16) f(a /* a in [0, 16) */);
- Known bits
 - (known zeros, known ones)
 - int4 a; a & (1 << 2) → known zeros = 0b0100 known ones = 0



Part I Abstraction for induction variables

SCEV (Scalar Evolution)

- $v = \{\text{initial, op, step}\} \rightarrow v0 = \text{initial, } vk = \text{initial} + k * step$
- Basic Induction Variable (BIV): i = {0, +, 1}
- Generalized Induction Variable (GIV):
 - sum = $\{0, +, \{0, +, 1\}\}\$ = $\{0, +, 0, +, 1\}$
- SaaS (SCEV as a Service)
 - SCEV-based Alias Analysis
 - IndVar simplification
 - Loop trip count

```
int sum = 0;
for (int i = 0; i < 32; ++i)
    sum += i;
return sum;
}</pre>
```

int test() {

Scalar Evolution - Demystified (Ilvm.org)



Part I Abstraction for memory access

- Source
 - global variables
 - stack allocations
 - arguments
- Action: Load/Store/Atomic ops/CAS
- Address generation (later)
- Alias analysis
 - Color-based alias analysis (later)
 - Type-based alias analysis (TBAA) (float* != int*)
 - Interprocedural alias analysis (backtrace along ptr args/escape analysis of stack address)
 - SCEV-based Alias Analysis (&A[i] != &A[i+1] in loops)
- Volatile



Part I Abstraction for address generation

- ptrtoint/inttoptr/ptrcast
- getelementptr (LLVM/CMMC)
 - int A[4][4] \rightarrow [4 x [4 x i32]]* A
 - A[i] \rightarrow [4 x i32]* ptr1 = getelementptr (*A)[0][i]
 - $A[i][j] \rightarrow i32^* ptr2 = getelementptr (*ptr1)[0][j]$
 - A[i + 1] \rightarrow [4 x i32]* ptr3 = getelementptr (*ptr1)[1]
- ptradd (CMMC only)
 - A[1][2] → ptradd [4 x [4 x i32]]* A, 24
 - Motivation by nikic: [RFC] Replacing getelementptr with ptradd IR & Optimizations - LLVM Discussion Forums
 - Implemented in the CGP(CodeGenPrepare) stage of CMMC



Part I Abstraction for address generation

ptradd in stencil computation

```
int commonbase(int a[500][500], int i, int j) {
    return a[i-1][j-1] + a[i-1][j] + a[i-1][j+1] +
    a[i][j-1] + a[i][j] + a[i][j+1] +
    a[i+1][j-1] + a[i+1][j] + a[i+1][j+1];
}
```

- · common base opt
- generate addresses from a[i][j]

```
func @commonbase([500 * [500 * i32]]* %a, i32 %i, i32 %j) -> i32 { NoMemoryWrite NoSideEffect NoRecurse } {
                                                                                                              func @commonbase([500 * [500 * i32]]* %a, i32 %i, i32 %j) -> i32 { NoMemoryWrite NoSideEffect NoRecurse
 ^entry:
                                                                                                                ^entry:
  [500 * i32]* %0 = getelementptr &([500 * [500 * i32]]* %a)[i64 0][i32 %i];
                                                                                                                  [500 * i32]* %0 = getelementptr &([500 * [500 * i32]]* %a)[i64 0][i32 %i];
  [500 * i32]* %1 = getelementptr &([500 * i32]* %0)[i64 -1];
                                                                                                                  i32* %1 = getelementptr &([500 * i32]* %0)[i64 0][i32 %j];
  i32* %2 = getelementptr &([500 * i32]* %1)[i64 0][i32 %j];
                                                                                                                  i32* %2 = ptradd i32* %1, i32 -2004:
  i32* %3 = getelementptr &(i32* %2)[i64 -1];
                                                                                                                  i32 %3 = load i32* %2;
  i32 %4 = load i32* %3;
                                                                                                                  i32* %4 = ptradd i32* %1, i32 -2000;
  i32 %5 = load i32* %2;
                                                                                                                  i32 %5 = load i32* %4;
  i32 %6 = add i32 %4, i32 %5;
                                                                                                                  i32 %6 = add i32 %3, i32 %5;
  i32* %7 = getelementptr &(i32* %2)[i64 1];
                                                                                                                  i32* %7 = ptradd i32* %1, i32 -1996;
  i32 %8 = load i32* %7:
                                                                                                                  i32 %8 = load i32* %7;
  i32 %9 = add i32 %6, i32 %8;
                                                                                                                  i32 %9 = add i32 %6, i32 %8:
  i32* %10 = getelementptr &([500 * i32]* %0)[i64 0][i32 %j];
                                                                                                                  i32* %10 = ptradd i32* %1, i32 -4;
  i32* %11 = getelementptr &(i32* %10)[i64 -1];
                                                                                                                  i32 %11 = load i32* %10;
  i32 %12 = load i32* %11;
                                                                                                                  i32 %12 = add i32 %9, i32 %11;
  i32 %13 = add i32 %9, i32 %12;
                                                                                                                  i32 \%13 = load i32* \%1;
  i32 %14 = load i32* %10;
                                                                                                                  i32 %14 = add i32 %12, i32 %13;
  i32 %15 = add i32 %13, i32 %14;
  i32* %16 = getelementptr &(i32* %10)[i64 1];
                                                                                                                  i32* %15 = ptradd i32* %1, i32 4;
  i32 %17 = load i32* %16;
                                                                                                                  i32 %16 = load i32* %15;
  i32 %18 = add i32 %15, i32 %17;
                                                                                                                  i32 %17 = add i32 %14, i32 %16;
  [500 * i32]* %19 = getelementptr &([500 * i32]* %0)[i64 1]:
                                                                                                                  i32* %18 = ptradd i32* %1, i32 1996;
  i32* %20 = getelementptr &([500 * i32]* %19)[i64 0][i32 %j];
                                                                                                                  i32 %19 = load i32* %18:
  i32* %21 = getelementptr &(i32* %20)[i64 -1];
                                                                                                                  i32 %20 = add i32 %17, i32 %19;
  i32 %22 = load i32* %21;
                                                                                                                  i32* %21 = ptradd i32* %1, i32 2000;
  i32 %23 = add i32 %18, i32 %22;
                                                                                                                  i32 %22 = load i32* %21;
  i32 %24 = load i32* %20;
                                                                                                                  i32 %23 = add i32 %20, i32 %22;
  i32 %25 = add i32 %23, i32 %24;
                                                                                                                  i32* %24 = ptradd i32* %1, i32 2004;
  i32* %26 = getelementptr &(i32* %20)[i64 1];
                                                                                                                  i32 %25 = load i32* %24;
  i32 %27 = load i32* %26:
                                                                                                                  i32 %26 = add i32 %23, i32 %25;
  i32 %28 = add i32 %25, i32 %27;
                                                                                                                  ret i32 %26;
  ret i32 %28;
```

• © D150862 [RISCV][CodeGenPrepare] Select the optimal base offset for GEPs with large offset (Ilvm.org)



Part I Abstraction for address generation

results from Ilvm-mca (sifive-u74):

• CMMC: **17 cycles**, IPC = 1.23

• Clang: 22 cycles, IPC = 1.72

• GCC: 20 cycles, IPC = 1.4

https://godbolt.org/z/4asTPT45T

```
commonbase:
       li t0, 2000
       mul a4, a1, t0
       add a5, a0, a4
       sh2add a3, a2, a5
       lw a1, -2004(a3)
       lw a0, -2000(a3)
       lw t0, -1996(a3)
       addw a2, a1, a0
       lw a5, -4(a3)
       addw a4, a2, t0
       lw a2, 0(a3)
       addw a0, a4, a5
       lw a5, 4(a3)
       addw a1, a0, a2
       lw a0, 1996(a3)
       addw a4, a1, a5
       lw a5, 2000(a3)
       addw a2, a4, a0
       lw a4, 2004(a3)
       addw a1, a2, a5
       addw a0, a1, a4
```

```
commonbase(int (*) [500], int, int):
        addiw
               a3, a1, -1
                a6, 2000
                a2, a2, 2
                a3, a3, a6
                a5, a2, -4
                a3, a3, a0
                t0, a3, a5
                a7, a3, a2
                t1, a2, 4
                a4, a1, a6
                t2, a3, t1
                a4, a4, a0
                t3, 0(t0)
                t0, a4, a5
                a7, 0(a7)
               a1, a1, 1
                t2, 0(t2)
                a7, a7, t3
                a3, 0(t0)
                a1, a1, a6
                a6, a4, a2
                a4, a4, t1
                a0, a0, a1
                a3, a3, t2
                a5, a5, a0
                a1, 0(a6)
                a2, a2, a0
                a4, 0(a4)
                a0, a0, t1
                a3, a3, a7
                a5, 0(a5)
                a1, a1, a4
                a2, 0(a2)
                a1, a1, a5
                a0, 0(a0)
                a1, a1, a3
                a0, a0, a2
               a0, a0, a1
```

```
commonbase(int (*) [500], int, int):
        li
                 a5,2000
        slli
                 a2,a2,2
                 a1,a1,a5
                 a5,a1,-2000
                 a4,a1,a2
                 a5, a5, a2
                 a4, a0, a4
                 a5,a0,a5
                 a1,a1,2000
                 a6,-4(a5)
                 a3,0(a5)
                 a3,a3,a6
                 a5,4(a5)
                 a5, a5, a3
                 a3,-4(a4)
        addw
                 a3,a3,a5
                 a1,a1,a2
                 a5,0(a4)
                 a0,a0,a1
        addw
                 a5, a5, a3
                 a3,4(a4)
                 a3,a3,a5
                 a4,-4(a0)
                 a5,0(a0)
                 a4,a4,a3
                 a0,4(a0)
                 a5, a5, a4
                 a0,a0,a5
```

CMMC O3 Clang O3 GCC O3¹³



Part I Abstraction for alias analysis

Color-based alias analysis

- ptr = set of colors, (c1, c2) in S → ptr1 with c1 and ptr2 with c2 are distinct.
- Rules:
 - global vars ←→ stack objects
 - stack object ←→ stack object
 - A[idx1] $\leftarrow \rightarrow$ A[idx2] iff idx1 != idx2
- Transfer functions



Part I Abstraction for block freq estimation

- Which blocks are "hot"?
- Estimated branch probabilities (uniform/loop exit) → block freq
- E[entry] = 1
- E[block] = sum E[pred] * prob
- $Ax = b, b = [1 \ 0 \ 0 \ 0], A[i][j] = (i == j) + sum prob(j -> i)$
- Solve:
 - LUP decomposition
 - (A − I) is a Markov matrix?



Part I Abstraction for constraint elimination

Simplify compares implied by dom conditions:

```
if (i > j)
   f(i == j); // always false
```

- CMMC: Relations + Transitive Closure + Brute-force SAT
 - $a < b, b \le c \rightarrow a < c$
 - $(a < b) & (b < a) \rightarrow false$
- LLVM: Linear constraints c >= c_i * v_i
 - -1 >= a b, 0 >= b c \rightarrow -1 >= a c \rightarrow a < c



- Operands
 - Register (VReg/GPR/FPR/CSR Def/Use)
 - Immediate
 - Relocatable (b target/call target)
 - Expression (.label1 .label2)
- Side effects
 - Control flow (return, call, branch, fall through)
 - Memory (load, store)



How to represent a class of instructions?

CMMC:

```
## 2.6 Load and Store Instructions

Load:

Format: "$Mnemonic:Template $Rd:GPR[Def], $Imm:Imm12[Metadata]($Rs1:BaseLike[Use]) # $Alignment:Align[Metadata]"

Flag: [Load]

InstanceLoad:

Template: Load

LB:

Mnemonic: 1b

Jinja2 implementations of the base class InstInfo

LH:

Mnemonic: 1h
```

LLVM:

```
// Pseudo load instructions.
class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class PseudoLoad

class P
```



Generated code for RISCV.LB in CMMC:

```
class RISCVInstInfoLB final : public InstInfo {
  RISCVInstInfoLB() - default;
  void print(std::ostream& out, const MIRInst& inst, bool printComment) const override {
      out << "lb " << ::cmmc::mir::RISCV::OperandOumper( inst.getOperand(0) ) << ", "
           << ::cmmc::mir::RISCV::OperandDumper{ inst.getOperand(1) } << "("</pre>
           << ::cmmc::mir::RISCV::OperandDumper{ inst.getOperand(2) } << ")";</pre>
       if(printComment)
           out << # " << ::cmmc::mir::RISCV::OperandDumper{ inst.getOperand(3) };
   [[nodiscard]] bool verify(const MIRInst& inst, const CodeGenContext& ctx) const override {
       return inst.checkOperandCount(4) && mir::checkISASpecificOperands(inst, ctx, 4) &&
           ::cmmc::mir::RISCV::isOperandGPR(inst.getOperand(0)) && ::cmmc::mir::RISCV::isOperandImm12(inst.getOperand(1)) &&
           ::cmmc::mir::RISCV::isOperandBaseLike(inst.getOperand(2)) && ::cmmc::mir::RISCV::isOperandAlign(inst.getOperand(3));
   [[nodiscard]] uint32_t getOperandNum() const noexcept override {
       return 4;
   [[nodiscard]] OperandFlag getOperandFlag(uint32_t idx) const noexcept override {
       switch(idx)
           case 0:
               return OperandFlagDef;
               return OperandFlagMetadata;
               return OperandFlagUse;
               return OperandFlagMetadata;
               reportUnreachable(location: CMMC_LOCATION());
   [[nodiscard]] InstFlag getInstFlag() const noexcept override {
       return InstFlagNone | InstFlagLoad;
   [[nodiscard]] std::string view getUniqueName() const noexcept override {
       return "RISCV.LB";
```



How to represent an instruction?

Opcode + Operand Array

- Registers: live variables analysis → dead/killed
- MIRModule
 - MIRGlobal
 - MIRFunction
 - MIRBasicBlock
 - MIRInst
 - MIRGlobalVariable
 - .data
 - .rodata
 - .bss



How to represent a two-address instruction?

CMMC: Implicit Use

```
ARMv7.MOVT: MOVT:
```

```
Format: "movt $Rd:GPR[Def], $Imm:UImm16[Metadata] @ Implicit Use: $Rs:GPR[Use]"

CustomVerifier: true
```

LLVM: tied-to-def/early-clobber



How to identify/modify a (conditional) branch after RA?

- Generic/pseudo machine inst
 - Pros: target-independent
 - Cons: bad isel, invalid inst (see Legalization part)
- LLVM/CMMC: pattern match/in-place modification

```
virtual bool matchBranch(const MIRInst& inst, MIRBasicBlock*& target, double& prob) const;
bool matchConditionalBranch(const MIRInst& inst, MIRBasicBlock*& target, double& prob) const;
bool matchUnconditionalBranch(const MIRInst& inst, MIRBasicBlock*& target) const;
bool matchCopy(const MIRInst& inst, MIROperand& dst, MIROperand& src) const;
virtual void redirectBranch(MIRInst& inst, MIRBasicBlock* target) const;
virtual MIRInst emitGoto(MIRBasicBlock* target) const = 0;
virtual void inverseBranch(MIRInst& inst, MIRBasicBlock* newTarget) const = 0;
```

- Pros: good isel
- Cons: implemented by targets (generated code)



Part I Abstraction for registers


- Virtual register (id + type)
- Stack slot/Frame index (id + type + offset + size + alignment)
- ISA register (id + register class)
- Sub-registers
 - X86: mmx xmm ymm zmm
 - MIPS: 64-bit register for double = a pair of 32-bit registers



Part I Abstraction for schedules

Backend

- Issue width
- Pipelines/EUs
- Instruction latency
- Register bypassing
 - Cascade FMA
- Frontend
 - Move elimination
 - Macro fusion (later)



ARM cortex-a72 pipeline



Part I Abstraction for schedules

Schedule class in CMMC

• Instructions \rightarrow schedule classes



Part I Abstraction for schedules

Schedule class in CMMC

ARM.MLA/MLS/SMMLA → MultiplyAccumulate



Part I Abstraction for macro fusions

XiangShan NanHu:

- large imm: lui + addi
- zext.w : srli (slli x, 32), 32

The Renewed Case for the Reduced Instruction Set Computer: Avoiding ISA Bloat with Macro-Op Fusion for RISC-V

Christopher Celio, Palmer Dabbelt, David Patterson, Krste Asanović

Department of Electrical Engineering and Computer Sciences, University of California, Berkeley

celio@eecs.berkeley.edu

- indexed load: lw (base + offset << {1, 2, 3}) https://arxiv.org/pdf/1607.02318.pdf
- SiFive U74:
 - Short forward branch optimization

```
beq a1, zero, next
mv a2, a3
next: 
a2 := (a1 == 0 ? a2 : a3)
```

- Cortex-a72:
 - large imm: movw + movt



Part I Abstraction for macro fusions

- LLVM: post-processing for Selection DAG
- CMMC: pseudo instructions + expansion
 - pre-RA expansion (SFB on sifive-u74, no schedule class)

```
# Rd = cond ? Rs1 op Rs2 : Rs1
Select_GPR_Arith:
Format: "select_gpr_arith $Rd:GPR[Def], $Rs1:GPR[Use], $Rs2:GPR[Use], $Lhs:GPR[Use], $Rhs:GPR[Use], $CC:CC[Metadata], $Op:Imm[Metadata]'
Flag: [LegalizePreRA]
```

expanded in RISCVISelInfo::preRALegalizeInst

post expansion (movt + movw pairs on cortex-a72, with schedule class)

```
MOVT_MOVW_PAIR:
    Format: movt_movw_pair $Rd:GPR[Def], $Imm:UImm32OrReloc[Metadata]
    Flag: [LoadConstant]
```

expanded in ARMISelInfo::postLegalizeInstSeq



Part II Canonicalization

We need canonicalization

- Easy to code/test/debug
 - `icmp ne i32 0, %a` → `icmp ne i32 %a, 0`
 - `icmp uge i32 %a, 2` → `icmp ugt i32 %a, 1`
- Expose hidden optimization opportunities
 - `icmp ne i32 %a, 0` == `icmp ugt i32 %a, 0`
- Reuse logic to handle equivalent representations



Part II Canonicalization

- Canonicalization for `icmp + select` → minmax
- Canonicalization for `sext/zext + and` → select
- Canonicalization for extension of non-negative values
- Canonicalization and inverse transform
- Further reading: https://sunfishcode.github.io/blog/2018/10/22/Canonicalization.html



Part II Canonicalization for minmax

`select (a s< b), a, b` > `smin(a, b)`

- Reveal more facts
 - $smin(a, b) s>= c \rightarrow a s>= c & b s>= c$
 - © D155412 [ConstraintElim] Add facts implied by MinMaxIntrinsic (Ilvm.org)
- Simpler patterns
 - Case1:
 - Before: $c = (b < a?b:a), (a < c?a:c) \rightarrow a < b?a:b$
 - After: smin(a, smin(b, a)) → smin(a, b)
 - Case2:
 - Before: (a < 5 ? a : 5) < 2 → a < 2
 - After: $smin(a, 5) < 2 \rightarrow a < 2$
 - © D156238 [InstCombine] Generalize foldICmpWithMinMax (Ilvm.org)



Part II Canonicalization for select

- `and(zext(i1 x), y)` → `select x, y & 1, 0`
- `and(sext(i1 x), y)` → `select x, y, 0`

It looks worse for backend. (later)

Example: $x \& x = and (zext (x == 0), x) \Rightarrow select x == 0, x \& 1, 0 \Rightarrow 0$

Reuse logic in InstCombineSelect!

[InstCombine] Canonicalize `and(zext(A), B)` into `select A, B & 1, 0` by dtcxzyw · Pull Request #66740 · Ilvm/Ilvm-project (github.com)

More aggressive:

- and a, b → bitsel a, b, 0
- or a, b → bitsel a, -1, b



Part II Canonicalization for extension

Extends a non-negative i32 to i64:

- ZExt? SExt? SExt is free on riscv64!
- Example:



- https://godbolt.org/z/v88WsrfG6
- [DAGCombiner][RISCV] Prefer to sext i32 non-negative values by dtcxzyw Pull Request #65984 Ilvm/Ilvm-project (github.com)
- More aggressive: <u>zext</u> > <u>sext in mid-end</u> (~0.1% improvement)



Part II Canonicalization & inverse transform

- Problem: Canonicalization may cause regressions.
- Solution:
 - Step 1: Canonicalization in mid-end ("mostly" target-independent, maximize matches)
 - Step 2: Inverse transform them in backend (target-dependent, maximize performance).
- Example1: `select x, y & 1, 0` → `and(zext(x), y)` in DAGCombiner
- goldstein/select and zext by goldsteinn · Pull Request #66793 · Ilvm/Ilvm-project (github.com)
- Example2: `br on x < c1` \rightarrow `br on x c1 < 0` in CodeGenPrepare
- © D147789 [CodeGenPrepare][RISCV] Reverse transform in CGP to use zero-compare branch (Ilvm.org)



Part III Legalization

We need legalization

- Generate legal instructions
 - Legalize types (store an i64 into on rv32)
 - Expand `li \$x, non-simm12` to `lui + addi` on risc-v
 - Expand `load_i32 \$x, 2048(\$p)` to `addi + lw` on risc-v
- Legalization = partial lowering (MLIR)
- Minimize information loss (later)



Part III Legalization in CMMC backend

Stage/Assumptions	Generic insts	SSA form	Virtual regs	Unique terminator
Instruction selection	Т	Т	Т	Т
Pre-RA expansion	F	Т	Т	Т
Register allocation	F	F	Т	Т
Simplify CFG	F	F	F	Т
Post expansion	F	F	F	F


Less assumptions mean:

- information loss
- more optimization opportunities



Part III Legalization = partial lowering


- legalization = mark something as legal/illegal + iterative rewriting = partial lowering
- end to end → progressive
 - lower info loss per step
- MLIR (Multi-Level Intermediate Representation)
- Source: https://mlir.llvm.org/talks/





Part III Legalization and information loss

- Level 2: DSL compiler/DL compiler
 - Op fusion
- Level 2: frontend (clang++)
 - RVO (Return-value optimization)
 - EBO (Empty base optimization)
 - devirtualization
- Level 1: mid-end
 - TBAA
 - libcall to libc (routines for memcpy/memset/strlen)
- Level 0: backend



- Legalization is an irreversible process → "entropy increase"
 - → information loss




Summary

Three easy pieces:

Abstraction: exploit/keep information as much as possible

Canonicalization: faster
 & easier to rewrite
 program into optimal forms

 Legalization: reduce information loss during rewriting






Future of compilers

MLIR: A Compiler Infrastructure for the End of Moore's Law

- Domain-specific compilers
 - DSA needs DSL compilers!
 - AI / Scientific computing
- Compiler for security
 - Sanitizers/CFI
 - Mitigations for side-channel attacks (meltdown/spectre/downfall)
- Compiler for applications on WSC
 - AutoFDO (google)
 - BOLT (meta)



Oleksandr Zinenko Google



Compiler beginner's guide

- Tests first (TDD)
 - Unit testing
 - Fuzzing (csmith)
 - Regression testing
 - Differential testing (longfruit for rv64gc)
- Develop compiler from scratch
 - Why we need these optimizations?



Q&A