



Fetch = Inst fetch + Inst decode and Register fetch



Execute



Mem FSM



MIPS Controller

Design a FSM controller for MIPS processor with more than six RISC instructions.

Submit your report with the following:

FSM


Control signals for each state

Control signals to Boolean equations


State equations


Programmable Logic Array diagram representing control signal outputs using inputs

Implemented using a block of comb. logic & register to hold the current state




lw/sw continued





0 – MemRead AluSrcA = 0 IorD = 0 IR write AluSrcB = 01 Aluop = 00 PCwrite PCSource = 00	1 – AluSrcA = 0 AluSrcB = 11 Aluop = 00 2 – AluSrcA = 1 AluSrcB = 10 Aluop = 00	3 – MemRead IorD = 1 4 – MemWrite IorD = 1 5 – RegDst = 0 RegWrite MemtoReg = 1
--	--	---



$\text{MemRead} = \text{State } 0 + \text{State } 3$

$\text{AluSrcA} = \text{State } 2$

$\text{IorD} = \text{State } 3 + \text{State } 4$

$\text{IRwrite} = \text{State } 0$

$\text{AluSrcB}_0 = \text{State } 0 + \text{State } 1$

$\text{AluSrcB}_1 = \text{State } 1 + \text{State } 2$

$\text{PCwrite} = \text{State } 0$

$\text{AluSrcB} = \text{State } 1 + \text{State } 2$

$\text{MemWrite} = \text{State } 5$

$\text{Regwrite} = \text{State } 5$

$\text{MemtoReg} = \text{State } 5$

NS Bits

$\text{Next State } 0 = \text{State } 4 + \text{State } 5$

$\text{Next State } 1 = \text{State } 0$

$\text{Next State } 2 = \text{State } 1(\text{lw} + \text{sw})$

$\text{Next State } 3 = \text{State } 2.\text{lw}$

$\text{Next State } 4 = \text{State } 3$

$\text{Next State } 5 = \text{State } 2(\text{sw})$

NS2	NS1	NS0
-----	-----	-----

0	0	0
---	---	---

0	0	1
---	---	---

0	1	0
---	---	---

0	1	1
---	---	---

1	0	0
---	---	---

1	0	1
---	---	---

$\text{NS0} = 1 + 3 + 5$

$\text{NS1} = 2 + 3$

$\text{NS2} = 4 + 5$


$\text{NS0} = \text{State } 0 + \text{State } 2.\text{lw} + \text{State } 2.\text{sw}$

$\text{NS1} = \text{State } 1(\text{lw} + \text{sw}) + \text{State } 2.\text{lw}$

$\text{NS2} = \text{State } 3 + \text{State } 2(\text{sw})$

# FSM Controller for lw/sw

6 states



NS0 should be active whenever NS0 = 1 is true for  
Next State 1 + Next State 3 + Next State 5

$$\text{Next State 1} = \text{State 0} = \overline{S_2}S_1S_0$$


$$\begin{aligned} \text{Next State 3} &= \text{State 2}(lw) \quad \underline{\quad} \quad \underline{\quad} \\ &= S_2S_1S_0 (op5op4op3op2op1op0) \end{aligned}$$

$$\begin{aligned} NS0 &= 1 + 3 + 5 \\ &= \text{State 0} + (\text{State 2} \& lw) + (\text{State 2} \& sw) \end{aligned}$$

$$\begin{aligned} NS1 &= 2 + 3 \\ &= (\text{State 1} \& lw + \text{State 1} \& sw) + (\text{State 2} \& lw) \end{aligned}$$


$$\begin{aligned} NS2 &= 4 + 5 \\ &= (\text{State 2} \& sw) + \text{State 3} \end{aligned}$$

PLA for LW+SW




## Lecture 28

R-type instruction continue



R-type



$$\begin{aligned}
 \text{NS0} &= 1 + 3 \\
 &= \text{Current State 0} + \text{Current State 2} \\
 &= S_1S_0 + S_1S_0
 \end{aligned}$$

$$\begin{aligned}
 \text{NS1} &= 2 + 3 \\
 &= \text{Current State 1 \& (op = R-type)} + \text{Current State 2}
 \end{aligned}$$





State 0  
 MemRead  
 AluSrcA = 0  
 IorD = 0  
 IrWrite  
 AluSrcB = 01  
 Aluop = 00  
 PCwrite  
 PCSource = 00

State 1  
 AluSrcA = 0  
 AluSrcB = 11  
 Aluop = 00


0	0
0	1
1	0
1	1

State 2  
 AluSrcA = 1  
 AluSrcB = 00  
 Aluop = 10

State 3  
 RegDst = 1  
 RegWrite  
 MemtoReg = 0


Nsbits  
 Next State 0 = State 3  
 Next State 1 = State 0  
 Next State 2 = State 1.R  
 Next State 3 = State 2  
 NS0 = 1+3 = State 0 + State 2  
 NS1 = 2+3 = State 1.R + State 2

R Type




MemRead = 0  
 AluSrcA = 2  
 IrWrite = 0  
 AluSrcB0 = 0+1  
 AluSrcB1 = 1  
 Aluop1 = 2  
 PCwrite = 0  
 RegDst = 3  
 RegWrite = 3  
 NS0 = 0+2  
 NS1 = 1.R + 2

## PLA for R-Type



Branch



AluSrcA = 1  
AluSrcB = 00  
AluOp = 01  
PCWrite  
PCSource = 01



Branch

State 0

MemRead  
AluSrcA = 0  
IorD = 0  
IRwrite  
AluSrcB = 01  
Aluop = 00  
Pcwrite  
Pcsource = 00

State 1


AluSrcA = 0  
AluSrcB = 11  
Aluop = 00

State 2


AluSrcA = 1  
AluSrcB = 00  
AluOP = 01  
PcwriteCond  
Pcsource = 01

MemRead = 0  
AluSrcA = 2  
Irwrite = 0


NS0 = 1  
NS1 = 2



PLA for beg




Jump



PCWrite

PCSource = 10

Jump




NS0 = 1

NS1 = 2

NS0 = 1 = Current State 0

NS1 = 2 = Current State 1 & opJ







State 0

MemRead  
AluSrcA = 0  
IorD = 0  
Irwrite  
AluSrcB = 01  
Aluop = 00  
PcWrite  
PcSrc = 00

State 1

AluSrcA = 0  
AluSrcB = 11  
Aluop = 00

State 2

Pcwrite  
PcSource = 10

NSBits


Next State 0 = State 2  
Next State 1 = State 0  
Next State 2 = State 1.j

NS0 = 1 = State 0  
NS1 = 2 = State 1.j


J Type


0 0  
0 1  
1 0

MemRead = 0  
Irwrite = 0  
AluSrcB0 = 0+1  
AluSrcB1 = 1  
Pcwrite = 0+2  
PcSource1 = 2  
PcWrite = 2



PLA for J type





State 0

MemRead  
AluSrcA = 0  
IorD = 0  
Irwrite  
AluSrcB = 01  
Aluop = 00  
PCWrite  
PCSource = 00

State 1

AluSrcA = 0  
AluSrcB = 11  
Aluop = 00

State 3

MemRead  
IorD = 1

State 2

AluSrcA = 1  
AluSrcB = 10  
Aluop = 00

State 4

RegDst = 0  
RegWrite  
MemtoReg = 1

State 5

MemWrite  
IorD = 1

State 6

AluSrcA = 1  
AluSrcB = 00  
Aluop = 10

State 7

RegDst = 1  
RegWrite  
MemtoReg = 0

State 8

AluSrcA = 1  
AluSrcB = 00  
Aluop = 01  
PcWriteCond  
PcSource = 01

State 9

PcWrite  
PCSource = 10

