



Fetch = Inst fetch + Inst decode and Register fetch



## Execute



## Mem FSM



## MIPS Controller

Design a FSM controller for MIPS processor with more than six RISC instructions. Submit your report with the following:

**FSM** 


Control signals for each state

Control signals to Boolean equations


State equations


Programmable Logic Array diagram representing control signal outputs using inputs

Implemented using a block of comb. logic & register to hold the current state



# lw/sw continued





$$0 - MemRead$$
  
 $\Delta luSrc \Delta = 0$ 

AluSrcA = 0

IorD = 0

IR write

AluSrcB = 01

Aluop = 00

**PCwrite** 

PCSource = 00

$$1 - AluSrcA = 0$$

AluSrcB = 11

Aluop = 00

2 - AluSrcA = 1

AluSrcB = 10

Aluop = 00

5 - RegDst = 0

RegWrite

3 - MemRead


IorD = 1

4 – MemWrite

IorD = 1

MemtoReg = 1

# Controller



NS3~NS0 Control signals

MemRead = State 0 + State 3

AluSrcA = State 2

IorD = State 3 + State 4

IRwrite = State 0

 $AluSrcB_0 = State 0 + State 1$ 

 $AluSrcB_1 = State 1 + State 2$ 

PCwrite = State 0

AluSrcB = State 1 + State 2

MemWrite = State 5

Regwrite = State 5

MemtoReg = State 5

### NS Bits

Next State 0 = State 4 + State 5

Next State 1 = State 0

Next State 2 = State 1(lw + sw)

Next State 3 = State 2.1w

Next State 4 = State 3

Next State 5 = State 2(sw)

NS2	NS1	NS0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1

$$NS0 = 1 + 3 + 5$$

$$NS1 = 2 + 3$$

$$NS2 = 4 + 5$$


$$NS0 = State 0 + State 2.lw + State 2.sw$$

$$NS1 = State 1(lw + sw) + State 2.lw$$

$$NS2 = State 3 + State 2(sw)$$

## FSM Controller for lw/sw

6 states



NS0 should be active whenever NS0 = 1 is true for Next State 1 + Next State 3 + Next State 5


Next State 
$$1 = \text{State } 0 = S_2S_1S_0$$
  
Next State  $3 = \text{State } 2(\text{lw})$  \_\_\_\_ =  $S_2S_1S_0$  (op5op4op3op2op1op0)

$$NS0 = 1 + 3 + 5$$
  
= State 0 + (State 2 & lw) + (State 2 & sw)

$$NS1 = 2 + 3$$
  
= (State 1 & lw + State 1 & sw) + (State 2 & lw)


$$NS2 = 4 + 5$$
  
= (State 2 & sw) + State 3

PLA for LW+SW




# Lecture 28

# R-type instruction continue



# R-type



$$\begin{aligned} NS0 &= 1 + 3 \\ &= \underbrace{Current\ State\ 0}_{} + Current\ State\ 2 \\ &= S_1S_0 + S_1S_0 \end{aligned}$$

$$NS1 = 2 + 3$$
  
= Current State 1 & (op = R-type) + Current State 2

```
State 0

MemRead
AluSrcA = 0
IorD = 0
IRwrite
AlusrcB = 01
Aluop = 00
PCwrite
PCSource = 00

State 1

AlusrcA = 0
AlusrcA = 0
AlusrcB = 11
Aluop = 00

1


State 2

AlusrcA = 1
AlusrcB = 00
Aluop = 10

State 3


RegDst = 1
RegWrite
MemtoReg = 0

Nsbits
Next State 0 = State 3
Next State 1 = State 0
Next State 2 = State 1.R
Next State 3 = State 2
NS0 = 1+3= State 0 + State 2
NS1 = 2+3 = State 1.R + State 2
```




MemRead = 0 AluSrcA = 2 Inwrite = 0 AluSrcB0 = 0+1 AluSrcB1 = 1 Aluop1 = 2 Permite = 0 RegDst = 3 RegWrite = 3 NS0 = 0+2 NS1 = 1.R + 2

PLA for R-Type



# Branch



AluSrcA = 1 AluSrcB = 00 AluOp = 01

PCWrite

PCSource = 01

#### Branch

#### State 0

Rwrite

## State 1

AluSrcA = 0

AluSrcB = 11

Aluop = 00

#### State 2

AluSrcA = 1

AluSrcB = 00

AluOP = 01

PcwriteCond

NS0 = 1

0

1

InstFetc

1st.Decode

Reg Fetch

Branch

Completion

NS1 = 2

## MemRead

AluSrcA = 0

IorD = 0

AluSrcB = 01

Aluop = 00

Pcwrite

Pcsource = 00

Pcsource =01


MemRead = 0AluSrcA = 2

Irwrite = 0

Op5 Ор4 op1 || ≌ ↓↓ ß 23 ß PcsouceQ(2) - MemRead(0) - AluSrcB1(1) AluSrcB0(0+1) AluSrcA(2) - Irwrite(O) - NSQ(0) Alword(2) -NSL(1.beg) Pcwrite(0) PCWriteCond(2)


PLA for beg

# Jump



PCWrite PCSource = 10


# Jump





NS0 = 1 NS1 = 2

NS0 = 1 = Current State 0

NS1 = 2 = Current State 1 & opJ








Op0 Op 0p 0p 5 S3 82 S1 SO — Pcwrite(2) —Pcsource1(2) — Irwrite(0) - NSO(0) - AluSrcB1(1) -Pcwrite(0+2) - AluSrcB0(0+1) \_NS1(1.j) - MemRead(0)

PLA for J type



State 0	)	State 1		S	tate 3
	MemRead		AluSrcA = 0		MemRead
	AluSrcA = 0		AluSreB = 11		IorD = 1
	IorD = 0		Aluop = 00		
	Irwrite				
	AluSreB = 01		State 2	S	tate 4
	Aluop $= 00$		AluSreA = 1		RegDst = 0
	PCWrite		AluSreB = 10		RegWrite
	PCSource = 00	)	Aluop = 00		MemtoReg = 1
State 5	i	State 6	i	State 7	
	MemWrite		AluSreA = 1	R	egDst = 1
	IorD = 1		AluSreB = 00	R	egWrite
			Aluop = 10	N	lemtoReg = 0
State 8	;		State 9		
	AluSreA = 1		PcWrite		
	AluSrcB = 00		PCSource = 10	)	
	Aluop = 01				
	PcWriteCond				

PcSource = 01