OFFICIAL PUBLICATION • MASTER TECHNICAL JOURNAL & FIELD ENGINEERING MANUAL

VERISIGHT™

Autonomous Silicon Verification & Failure Debugging Copilot

A Multi-Agent Architecture for Root-Cause Analysis, Automated Fix Generation, Verification Plan Synthesis, Closed-Loop Simulation & Live Coverage Cockpit

Document Title:	VeriSight Comprehensive Master Technical Journal & Field Engineering Manual
Project Name:	**VeriSight** (AI-Powered RTL/UVM Debugging & Verification Architecture)
Lead Architect & Author:	**Kittu Patel** (GitHub: *@KITTUV03*)
Release Version:	Production Release v2.4 (Enterprise Master Edition)
Publication Date:	October 20, 2026
Autonomous Workflows:	• Workflow 1: VeriSight Debug — Autonomous Simulation RCA & Patch Synthesis • Workflow 2: VeriSight Plan — Verification Plan, Coverage Model & SVA Suite • Workflow 3: Closed-Loop Sim — One-Click Simulation Runner & Auto-RCA • Workflow 4: Live Web Cockpit — FastAPI Interactive Neural Browser Dashboard • Workflow 5: Quick Demos — Instant 1-Click Evaluation Runs on ALU and FIFO • Workflow 6: Advanced Headless CLI — CI/CD Nightly Regression Triage Automation
Core Capabilities:	• Multi-Modal Knowledge Extraction Engine (Spec, RTL, TB, Log, Coverage, VCD) • 9 Formal Decision Rules for Root Cause Classification (TB vs RTL vs Spec vs Unknown) • 7-Module Exhaustive RTL Analyzer (X-Tracer, CDC, Lint, Protocol, Structural, Misc) • Automated Fix Generator & Sandbox Syntax/Regression Validator (Unified Git Patches) • ISO 26262 / DO-254 Bi-Directional Traceability Matrix & Dynamic UCDB Cockpit • One-Click Closed-Loop Simulation Runner (iverilog, verilator, questa, vcs) • ChromaDB Localized Vector Knowledge Base across 11 persistent collections
Supported Standards:	IEEE 1800 SystemVerilog, UVM 1.2, SVA (Assertions), VCD/FSDB, PDF/Markdown Specs

MASTER PUBLICATION: This technical journal is prepared for semiconductor verification engineers, system architects, and design verification leads worldwide. All implementations, mathematical models, architectural workflows, and code artifacts documented herein are strictly grounded in the verified production codebase.

Preface & Editorial Foreword by Kittu Patel

A Paradigm Shift in Digital Silicon Verification

For more than three decades, the semiconductor industry has witnessed exponential growth in transistor density, governed by Moore's Law and accelerated by the modern surge in Artificial Intelligence (AI) accelerators, high-performance computing (HPC) nodes, and automotive cyber-physical Systems-on-Chip (SoCs). While synthesis tools, place-and-route engines, and fabrication processes have scaled gracefully, **functional verification has hit an insurmountable complexity wall**.

Today, functional verification routinely demands between **65% and 75% of total ASIC project development time**. Engineering teams spend countless hours navigating multi-gigabyte simulation log files, hunting down elusive non-deterministic Clock Domain Crossing (CDC) bugs, tracing catastrophic Unknown State ('X') propagation faults, and laboriously translating hundreds of pages of textual design specifications into SystemVerilog test plans, functional coverage groups, and formal assertions.

The prevailing industry approach—hiring armies of engineers to write more constrained-random tests and manually triage failures every morning—is fundamentally economically unsustainable. A single unspotted functional bug that escapes to silicon can cost an enterprise between **$15 million and $50 million in mask re-spin costs**, catastrophic market delivery delays, or irreversible reputational damage.

The Inception of VeriSight

VeriSight was engineered by **Kittu Patel** to fundamentally break this bottleneck. The vision was audacious yet uncompromising: to design an *autonomous multi-agent AI copilot* that reasons with the rigorous discipline, architectural insight, and formal precision of a 30-year veteran Principal Verification Engineer.

Crucially, VeriSight is **not** a generic, hallucinating conversational chatbot. Rather, it represents a deep fusion of **formal deterministic EDA foundations** (Abstract Syntax Tree parsers, yosys gate-level netlist synthesis, pywellen/vcdvcd waveform analyzers, rule-based CDC and Lint checkers) with **state-of-the-art cognitive LLMs** (Google Gemini 2.0 Flash, Anthropic Claude 3.5 Sonnet, and local air-gapped sovereign models), anchored by an 11-collection localized ChromaDB vector memory.

VeriSight provides a closed-loop autonomous verification lifecycle that seamlessly spans pre-silicon test planning (VeriSight Plan), one-click closed-loop simulation compilation and execution, automated root-cause localization (VeriSight Debug), and zero-regression unified git diff patch generation (Agent 5).

Kittu Patel
Lead Architect & Creator of VeriSight
GitHub: *@KITTUV03*

Publication Milestone: Master Edition v2.4
Verified Codebase: Production IEEE 1800 Compliant
Date: October 20, 2026

Master Table of Contents

Chapter / Section Title	Detailed Scope & Technical Coverage	Page
Preface & Editorial Foreword by Kittu Patel	The Verification Crisis & The Inception of VeriSight	*Page 2*
Chapter 1: The Silicon Verification Crisis & Industry Landscape	Taxonomy of bugs, X-prop dilemma, CDC hazards, spec intent loss	*Page 5*
Chapter 2: VeriSight Architecture & Dual-Engine AI Foundations	Multi-agent fabric, AST parsers, symbolic-neural fusion, ChromaDB	*Page 11*
Chapter 3: Interactive Guided Wizard & Multi-Provider LLM Setup	Unified CLI launcher, 6 workflows, Gemini, Claude, sovereign airgap	*Page 18*
Chapter 4: Workflow 1 — VeriSight Debug: Autonomous RCA Pipeline	Agent 1-5, 9 Decision Rules, 7 RTL Sub-modules, Waveform Studio	*Page 26*
Chapter 5: Workflow 2 — VeriSight Plan: Verification Plan Architect	Spec decomposition, test planner, covergroups, SVA properties, CSV	*Page 39*
Chapter 6: Workflow 3 — Closed-Loop Sim: Compile, Run & Auto-Triage	Multi-simulator backend, wrapper injection, VCD dump, auto-handoff	*Page 51*
Chapter 7: Workflow 4 — Live Web Cockpit: Neural Browser Studio	FastAPI server, live UCDB coverage bars, AI directed stimulus, VCD	*Page 59*
Chapter 8: Workflow 5 — Quick Demos Suite: Pre-Packaged Runs	ALU debug, FIFO pointer underflow, ALU plan, FIFO burst assertions	*Page 67*
Chapter 9: Workflow 6 — Session Exit & Headless CI/CD Automation	CLI arguments dictionary, compute farm batch execution, JUnit XML	*Page 75*
Chapter 10: Complete Hardware Verification Testbenches & RTL Codes	Full annotated SystemVerilog: ALU, ALU TB, FIFO, FIFO TB	*Page 81*
Chapter 11: Complete Synthesized Verification Artifacts	Production coverage_model.sv, dut_assertions.sv, proposed.patch	*Page 89*
Chapter 12: Production Pydantic Data Models & System Schemas	Unified schemas for knowledge, classification, RTL analysis, fix	*Page 95*
Chapter 13: Step-by-Step Operator Runbook & Local Deployment	Workstation setup, virtualenv, CLI runs, web server, patch apply	*Page 101*
Chapter 14: Verification Sign-Off Checklist & Industrial Compliance	ISO 26262 ASIL-D, DO-254, coverage closure, X-prop zero tolerance	*Page 107*
Chapter 15: Diagnostic Troubleshooting Protocol & Remediation	Root-cause remediation matrix covering 20+ failure scenarios	*Page 110*
Chapter 16: Comprehensive Semiconductor Acronym Glossary & Index	80+ industry acronyms defined in operational verification context	*Page 113*

Chapter 1: The Silicon Verification Crisis & Industry Landscape

Fundamental Challenges, Economics of Mask Respins & Industry Verification Bottlenecks

1.1 The Exponential Growth of Silicon Complexity

Over the past forty years, the digital semiconductor industry has advanced from simple microcontrollers comprising a few thousand logic gates to multi-billion-transistor heterogeneous Systems-on-Chip (SoCs). Modern SoCs integrate dozens of CPU cores, deep neural network (NPU) matrix engines, hardware cryptography blocks, multi-channel high-bandwidth memory (HBM) controllers, and complex interconnect fabrics operating across multiple asynchronous clock and power domains.

While computer-aided design (CAD) algorithms for logic synthesis, static timing analysis (STA), and physical design (place and route) have scaled gracefully to meet this staggering complexity, functional verification has not kept pace. The state space of a synchronous sequential circuit grows exponentially as 2^N, where N represents the number of state-holding flip-flops. In a modern SoC containing over 100,000 internal state registers, exhaustive formal state space enumeration is mathematically impossible. Consequently, verification engineers are forced to rely on simulation-based stimulus generation, which exercises only an infinitesimally small fraction of total design state space.

- Mathematical State Explosion: A circuit with N flip-flops and M primary inputs possesses 2^(N+M) reachable transition arcs per clock cycle.
- Coverage Saturation Curve: Constrained-random verification exhibits asymptotic coverage saturation, where achieving the final 5% of corner-case coverage consumes over 50% of the entire project simulation cycles.
- Tapeout Pressure: Semiconductor product cycles have compressed from 24 months to 12 months, placing immense strain on verification engineering bandwidth.

NOTE: As semiconductor designs scale into heterogeneous chiplet architectures with multi-die interconnects (UCIe, CXL), functional verification complexity expands super-exponentially.

1.2 The Economic Reality: The Multi-Million-Dollar Cost of Silicon Respins

In modern deep-submicron process nodes (5nm, 3nm, and 2nm), the financial cost of producing an initial photomask set exceeds $10 million to $35 million USD. If a critical functional defect slips past pre-silicon verification and is discovered during physical silicon bring-up in the laboratory, the consequences are economically devastating:

- Direct Respin Costs: Engineering change order (ECO) mask re-tooling, foundry fabrication runs, packaging, and wafer testing easily add $15M–$40M to the budget.
- Time-to-Market Destruction: A silicon respin delays product commercialization by 6 to 9 months, frequently causing an enterprise to completely miss a seasonal consumer window or lose crucial automotive design wins to competitors.
- Engineering Bandwidth Sapping: A post-silicon bug forces the entire senior engineering team into emergency 'war-room' post-mortem debugging, halting next-generation product development.

CRITICAL REQUIREMENT: A single functional bug escaping to physical silicon can completely destroy an enterprise's annual profitability and result in total market displacement.

1.3 Taxonomy of Modern Hardware Verification Failures

Analysis of industry silicon errata reveals that hardware defects cluster into distinct architectural categories:

Bug Category	Physical / Logical Origin	Diagnostic Difficulty & Industry Risk
Sequential State Bug	Uninitialized registers, missing synchronous/asynchronous reset branches, accumulator leakage.	Extreme: Often masked in RTL simulation by simulator 'X-optimism' but causes dead silicon during cold boot.
Pointer Boundary Fault	Circular buffer or FIFO pointer underflow/overflow on simultaneous assertion of push/pop flags.	High: Requires specific multi-cycle burst alignment to trigger; corrupts internal SRAM arrays silently.
Clock Domain Crossing (CDC)	Asynchronous signal transmission without multi-flop synchronizers; reconvergence of synchronized paths.	Critical: Non-deterministic metastability causes intermittent silicon lockups in laboratory bringup.
Bus Protocol Handshake Violation	De-assertion of AXI4/APB READY/VALID handshakes before transfer completion; backpressure deadlocks.	High: Freezes entire system interconnect; difficult to isolate without cycle-by-cycle bus monitors.
FSM Dead-State Lockup	Unhandled opcode or error transition leading Finite State Machine into an illegal, unreachable trap state.	Severe: Device stops responding to bus transactions, requiring hardware power cycling to recover.
Reset Domain Crossing (RDC)	Signals crossing between asynchronous reset regimes where reset deassertion order is violated.	Critical: Causes glitching during power-on initialization; impossible to reproduce reliably in software.

1.4 Case Studies: Catastrophic Historic Hardware Escapes

The history of digital computing is punctuated by hardware verification escapes that caused massive financial damage:

- The Intel Pentium FDIV Division Flaw (1994): A missing entry in a lookup table for the SRT division algorithm escaped functional verification, costing Intel over $475 million USD in replacement chips.
- The Ariane 5 Flight 501 Disaster (1996): An unhandled 64-bit to 16-bit integer conversion overflow caused the primary inertial guidance computer to crash 37 seconds after launch, destroying a $370 million satellite payload.
- Modern Speculative Hardware Vulnerabilities (Spectre / Meltdown): Microarchitectural timing side-channels in out-of-order execution pipelines bypassed kernel memory isolation, requiring microcode patches that severely degraded CPU performance worldwide.

CRITICAL REQUIREMENT: These historic failures demonstrate that traditional random stimulus generation is fundamentally insufficient for safety-critical silicon.

1.5 The Unknown Logic State ('X') Pathology in Digital Simulation

One of the most insidious phenomena in digital ASIC verification is the propagation of the Unknown State ('X'). In 4-state IEEE 1800 SystemVerilog simulation (0, 1, X, Z), an 'X' represents an indeterminate voltage level that could physically resolve to either a logic 0 or a logic 1 in fabricated silicon.

Digital simulators suffer from two fundamental algorithmic flaws when handling 'X' values:

1. Simulator X-Optimism: In Verilog conditional constructs such as if (cond), if the variable cond evaluates to 'X', the language definition specifies that the conditional evaluates to false, branching to the else clause. In physical hardware, however, the signal might resolve to logic 1! This algorithmic optimism frequently masks real hardware bugs during RTL simulation.

2. Simulator X-Pessimism: Conversely, in combinational logic equations such as assign y = a & ~a;, if a is 'X', the simulator evaluates y as 'X', even though physically a & ~a is mathematically guaranteed to equal 0! This pessimism causes false 'X' storms that propagate across the design and flood simulation logs with false errors.

- The Reset Incompleteness Hazard: If an internal pipeline register or state flag is omitted from the sequential reset block, it remains 'X' following power-on. When read by downstream arithmetic logic, it corrupts the entire datapath with uninitialized values.

VERIFICATION TIP: VeriSight's X-Tracer module resolves the X-pathology by backward-tracing through gate-level netlists to isolate the exact uninitialized flip-flop origin.

1.6 The Specification Intent Loss Gap

The foundation of all hardware verification is the Design Specification (often called the Architectural Product Requirements Document). Architectural specifications are written by system architects in human natural language (English), distributed as Microsoft Word documents, Markdown files, or PDF specifications. Verification engineers must manually read these hundreds of pages and translate human prose into formal SystemVerilog covergroups, UVM sequence items, and temporal SystemVerilog Assertions (SVA).

This manual translation suffers from profound Specification Intent Loss:

- Linguistic Ambiguity: Words like 'promptly', 'eventually', 'simultaneously', or 'valid upon request' lack formal mathematical semantics, leading different engineers to implement contradictory testbench checkers.
- Unmapped Corner Cases: Manual test planners frequently overlook boundary conditions (e.g. FIFO occupancy equal to exactly 1 or N-1, reset asserted during mid-burst AXI transfer), leaving massive functional holes.
- Absence of Bi-Directional Traceability: In legacy environments, when an architectural requirement changes, updating the corresponding testbenches, assertions, and coverage points is entirely manual and error-prone.

1.7 The Regression Triage Bottleneck

During peak chip development, nightly verification regressions run tens of thousands of simulation seeds across compute clusters. When regressions finish in the morning, verification leads are confronted with thousands of failed test logs. Each log file may exceed 500 megabytes to 2 gigabytes in size, filled with cascading UVM error banners.

Because an initial functional failure (e.g. an uninitialized register) quickly corrupts downstream FIFOs, buses, and registers, a single bug can trigger 5,000 downstream UVM_ERROR messages. Human engineers are forced to spend 4 to 6 hours every day manually scrolling through text logs, attempting to isolate the 'first-error symptom' from the subsequent avalanche of false errors. This triage bottleneck delays bug fixing, degrades team morale, and consumes up to 50% of the entire verification budget.

Chapter 2: VeriSight Architecture & Dual-Engine AI Foundations

Multi-Agent System Architecture, Deterministic Symbolic Parsers & Sovereign Vector Memory

2.1 Multi-Agent AI System Architecture vs Monolithic Chatbots

Early attempts by the semiconductor industry to apply Artificial Intelligence to hardware verification relied on generic, monolithic Large Language Model (LLM) chat interfaces. Engineers would paste simulation log snippets or RTL modules into ChatGPT or Claude and ask for an explanation. Invariably, this approach failed in industrial settings due to four fundamental limitations:

1. Context Fragmentation: A monolithic prompt cannot ingest the full context of a multi-file RTL hierarchy, thousands of lines of UVM testbench classes, gigabyte simulation logs, and multi-page architectural specifications simultaneously.

2. Hallucination of Signal & Port Names: Generic LLMs frequently invent non-existent wire names, inverted clock polarities, or incorrect module hierarchy paths, producing dangerous code fixes.

3. Absence of Static EDA Tool Grounding: A pure neural network cannot perform cycle-accurate gate-level backward propagation, synthesize netlists, or verify timing constraints.

4. Lack of Structured Reasoning: Complex verification requires multi-hop cognitive reasoning: first isolate the symptom timestamp, next cross-check against specification intent, then inspect RTL sequential logic, and finally generate a verifiable patch.

2.2 The VeriSight Multi-Agent Autonomous Fabric

To overcome these limitations, Kittu Patel designed VeriSight as a distributed, multi-agent cognitive architecture. Rather than relying on a single prompt, VeriSight partitions the verification workload across specialized, autonomous agents, each executing with a dedicated role, strict Pydantic schema validation, and specialized tools.

The five primary agents and auxiliary engines operate as a cohesive team:

- Agent 1 (Knowledge Extraction Engine): Extracts ASTs, ports, and log tokens into unified knowledge representations.
- Agent 2 (Root Cause Classifier): Evaluates the 9 formal decision rules to attribute failure origin.
- Agent 3 (RTL Root Cause Analyzer): Executes an exhaustive diagnostic audit across 7 hardware sub-modules.
- Agent 4 (Multi-Format Report Generator): Synthesizes HTML, Markdown, JSON, and executive text reports.
- Agent 5 (Automated Fix Generator): Produces evidence-grounded unified git diff patches validated in a sandbox.
- VeriSight Plan Engine: Synthesizes test plans, covergroups, SVA properties, and traceability matrices.
- Simulation Runner Backend: Compiles and executes testbenches with auto-injected waveform dumping.




Figure 2.1: VeriSight Multi-Agent Autonomous System Architecture — Flow of Verification Inputs, Specialized Agents, and Verified Deliverables

2.3 Sovereign & Air-Gapped Verification: Zero Cloud Leakage

In the semiconductor industry, RTL source code, architectural specifications, and unreleased silicon layouts represent an enterprise's most confidential intellectual property (IP). Foundry confidentiality agreements, defense contracts (ITAR), and competitive secrecy strictly forbid transmitting proprietary HDL files to third-party public cloud APIs.

VeriSight was designed from day one with a strict Sovereign Air-Gap Architecture:

- 100% Offline Deterministic Mode (Option 5): Operates completely offline with zero internet access. All classification, linting, CDC, and X-tracing are executed by deterministic Python AST parsers and local EDA binaries.
- Local Sovereign LLM Endpoints: VeriSight natively supports local on-premises LLM inference servers via Ollama, vLLM, or LMStudio, allowing companies to run open-weights models (e.g. LLaMA-3-70B, DeepSeek-Coder, Qwen-2.5) strictly behind enterprise firewalls.
- RTL Anonymization Filter: When cloud LLMs are utilized, VeriSight provides an optional AST obfuscation pass that replaces proprietary module and signal names with cryptographic hashes before prompt dispatch.

2.4 The 11-Collection ChromaDB Vector Knowledge Base

A critical innovation in VeriSight is its localized ChromaDB Vector Store (persisted under verisight_knowledge_db/). Rather than treating every simulation debug run as an isolated event, VeriSight continuously indexes past verification sessions, human bug resolutions, and corporate sign-off checklists across 11 specialized collections:

- spec_requirements: Ingests PRDs and functional requirements for semantic specification retrieval.
- rtl_modules: Indexes module declarations, port maps, and parameter width definitions.
- uvm_components: Discovers drivers, monitors, scoreboards, and TLM FIFO interfaces.
- sim_errors: Clusters historical simulation failure traces and assertion banners.
- coverage_bins: Indexes functional coverage points, cross coverage, and unhit bins.
- sva_properties: Catalogs formal temporal assertion properties and interface invariants.
- historical_fixes: Indexes verified human and AI git patches to accelerate fix generation.
- cdc_errata: Stores known multi-clock domain crossing hazards and synchronizer rules.
- lint_rules: Enforces corporate synthesizability and coding style conventions.
- protocol_specs: Formalizes ARM AMBA (AXI4, AHB, APB) and open bus standards.

• signoff_checklist: Audits test deliverables against ISO 26262 ASIL-D and DO-254 criteria.

Chapter 3: Interactive Guided Wizard & Multi-Provider LLM Setup

The Unified CLI Launcher, Comprehensive 6-Workflow Menu & Credential Diagnostics

3.1 The Unified CLI Wizard Launcher

To provide immediate usability without requiring engineers to memorize dozens of arcane command-line flags, author Kittu Patel created the VeriSight Guided Wizard. The wizard acts as an intelligent executive console, guiding the engineer step-by-step through configuration, input validation, execution, and report inspection.

The wizard can be launched from any Linux workstation, WSL2 terminal, or macOS shell using any of the following intuitive commands:

- ./start.sh: Native executable bash wrapper.
- python main.py start: Main package entry point with 'start' verb.
- python main.py -i: Interactive shortcut flag.

3.2 The Master 6-Workflow Selection Menu

When launched, the wizard displays the official VeriSight welcome banner and presents Step 1: Choose Autonomous Workflow. In the production enterprise edition, the wizard provides six distinct, fully implemented operational pathways:

- [1] ■■ VeriSight Debug: Autonomous Root-Cause Analysis pipeline for simulation failures, UVM errors, and RTL bugs.
- [2] ■ VeriSight Plan: Verification Plan Synthesizer to ingest specifications and synthesize covergroups and SVA assertions.
- [3] ■ Closed-Loop Sim: One-click automated simulation runner (compiles RTL+TB, dumps VCD waveforms, auto-triggers RCA on failure).
- [4] ■ Live Web Cockpit: Launches the FastAPI modern browser studio on localhost:8000 for live coverage closure and waveform review.
- [5] ■ Quick Demos: Pre-packaged instant 1-click verification demos on standard ALU and FIFO designs.
- [6] ■ Exit: Gracefully terminates the wizard session and outputs advanced direct CLI commands for CI/CD scripting.



Figure 3.1: VeriSight Interactive Guided Wizard — Main Welcome Banner & Step 1: Choose Autonomous Workflow (All 6 Options)

3.3 Step 2: Multi-Provider LLM Configuration

Immediately upon selecting an autonomous workflow in Step 1, VeriSight advances to Step 2: LLM Configuration. The system automatically inspects the active shell environment for credentials (GEMINI_API_KEY and ANTHROPIC_API_KEY) and renders an interactive detection table.

Engineers can choose between Google Gemini (Default), Anthropic Claude, custom API keys, or Option 5: Offline Deterministic Mode (no cloud calls, 100% local deterministic heuristics).

3.4 Interactive Prober & Graceful Diagnostic Mechanics

The wizard integrates an instant 1-second key validator that tests API keys upon entry. If a key is expired or invalid, VeriSight automatically prompts for an update or falls back to local deterministic rule engines without aborting the session.

Chapter 4: Workflow 1 — VeriSight Debug: Autonomous RCA Pipeline

End-to-End Root-Cause Analysis, 9 Formal Decision Rules, 7 RTL Sub-Modules & Automated Patch Generation

4.1 Ingestion & Input Gathering

Selecting option [1] VeriSight Debug activates the autonomous diagnostic pipeline. The wizard prompts for the simulation log (.log), RTL source directory (.sv, .v), optional UVM testbench (.sv), and optional specification (.md, .pdf).

VeriSight performs intelligent path normalization, auto-discovering all HDL modules in the hierarchy.

4.2 Agent 1: Knowledge Extraction Engine

Agent 1 tokenizes the simulation log, extracts UVM error banners, isolates the exact failure timestamp, and links error messages to AST declarations.

It parses VCD waveform files with pywellen or vcdvcd to provide cycle-accurate signal value transitions around the failure point.



Figure 4.1: Workflow 1 Debug Input Prompting — Simulation Log, RTL Sources, UVM Testbench, and Specification Ingestion

4.3 Agent 2: Root Cause Classifier & The 9 Formal Decision Rules

Agent 2 applies 9 formal decision rules in strict priority order to classify the failure as TB Bug, RTL Bug, Spec Bug, or Unknown:

- Case 1: Driver sending incorrect stimulus -> TB Bug
- Case 2: Monitor sampling incorrectly -> TB Bug
- Case 3: Scoreboard prediction incorrect -> TB Bug
- Case 4: Coverage model incorrect -> TB Bug
- Case 5: Assertions contradict specification -> TB Bug
- Case 6: RTL violates specification -> RTL Bug
- Case 7: RTL outputs X (uninitialized) -> RTL Bug
- Case 8: Protocol implemented incorrectly in RTL -> RTL Bug
- Case 9: Specification contradicts itself -> Spec Bug

Agent 2 outputs a calibrated confidence score (0-100%) and multi-hop evidence chains linking symptoms directly to root causes.

4.4 Agent 3: RTL Root Cause Analyzer — The 7 Specialized Sub-Modules

When an RTL Bug is classified, Agent 3 executes an exhaustive diagnostic audit across 7 specialized sub-modules:

1. X-Tracer: Scans RTL for uninitialized registers and traces gate-level netlists with Yosys and x-tracer.
2. Functional Analyzer: Compares mathematical expressions in specification against RTL assignment statements.
3. CDC Analyzer: Detects asynchronous clock domain crossings and validates multi-flop synchronizers.
4. Lint Analyzer: Checks for synthesis latches, combinational loops, and unassigned signals.
5. Structural Analyzer: Constructs FSM state transition graphs to detect dead states and lockups.
6. Protocol Compliance: Audits bus interfaces against AXI4, AHB, APB, Wishbone, SPI, and I2C protocols.
7. Misc Analyzer: Evaluates sequential vs combinational assignment ordering, race conditions, and reset sequencing.

Chapter 5: Workflow 2 — VeriSight Plan: Verification Plan Architect

Autonomous Specification Decomposition, Test Planning, SystemVerilog Coverage & SVA Synthesis

5.1 Autonomous Specification Ingestion

Selecting option [2] VeriSight Plan launches the verification architecture synthesizer. In traditional ASIC development, converting a 100-page PRD into verification covergroups and SVA assertions takes weeks of manual work. VeriSight Plan automates this in minutes.

The wizard ingests specifications in PDF, Markdown, or Text format, extracting tables, register maps, and operational modes.

5.2 Hierarchical Functional Feature Decomposition

VeriSight Plan decomposes natural language requirements into discrete verification features (e.g. Arithmetic Engine, Status Flags, Overflow Detection, Clocking, Reset Sequences).

It maps each feature to corresponding RTL port interfaces to ensure 100% physical signal grounding.




Figure 5.1: Workflow 2: VeriSight Plan Input Gathering — Specification Document (PDF/MD) and Top-Level RTL Source Ingestion

5.3 Directed & Constrained-Random Test Planning

VeriSight Plan formulates complete test scenarios spanning basic sanity, directed corner-case checks, randomized stress bursts, and error-injection tests.

Each test case specifies exact stimulus inputs and expected scoreboard checking criteria.

5.4 SystemVerilog Functional Coverage & SVA Synthesis

VeriSight Plan synthesizes production-ready SystemVerilog functional coverage packages (coverage_model.sv) containing parameterized covergroups and cross bins.

It synthesizes formal SystemVerilog Assertions (dut_assertions.sv) with temporal implication operators (|->, |=>) ready for direct bind instantiation.

Chapter 6: Workflow 3 — Closed-Loop Simulation: Compile, Run & Auto-Triage

Multi-Backend Simulation Runner, Automated Waveform Capture & Zero-Touch Diagnostic Handoff

6.1 The Closed-Loop Verification Philosophy

Historically, verification tools operated in rigid isolation: the engineer manually compiled code with simulator Makefiles, ran regressions, inspected logs, opened waveform viewers, and edited source files. Workflow 3: Closed-Loop Simulation unites these fragmented steps into a continuous, self-correcting autonomous loop.

When launched, the simulation runner compiles RTL and testbench files, executes the simulation binary, auto-injects VCD dumping, and automatically routes any detected failure to Agent 1->5 for root-cause analysis.

6.2 Multi-Simulator Backend Architecture

The backend supports Icarus Verilog (iverilog/vvp), Verilator, Siemens Questa, and Synopsys VCS.

It automatically injects temporary $dumpfile and $dumpvars wrapper modules to guarantee waveform capture.




Figure 6.1: Workflow 3 Closed-Loop Simulation Execution — Compilation, Simulation, VCD Capture, and Automatic Handoff to RCA

6.3 The Closed-Loop Self-Repair Flowchart

When a simulation failure occurs, the runner streams error messages and handoffs execution directly to Agent 1->5.

Agent 5 synthesizes a patch, validates it in a sandbox, and triggers a closed-loop re-simulation to prove that the scoreboard mismatch is 100% resolved.

Chapter 7: Workflow 4 — Live Web Cockpit: Neural Browser Studio

FastAPI Server Architecture, Dynamic Coverage Closure Cockpit & Built-in Waveform Studio

7.1 FastAPI Server Architecture (verisight/server/app.py)

Selecting option [4] Live Web Cockpit in the wizard launches an enterprise-grade web application server powered by FastAPI and Uvicorn.

The server binds to http://127.0.0.1:8000 and serves an interactive single-page application (SPA) backed by asynchronous RESTful endpoints for triggering simulations, viewing reports, and extracting live waveforms.

7.2 Dynamic Coverage Closure Cockpit (verification_plan.html)

The web cockpit transforms the static verification plan into a Live Coverage Cockpit.

It ingests simulator coverage databases (UCDB/vDB), tracks planned vs actual coverage hit percentages per feature, and features an AI Directed Stimulus Generator to synthesize tests for remaining unhit bins.




Figure 7.1: VeriSight Live Coverage Cockpit GUI — Dynamic Planned vs. Actual UCDB Simulation Coverage Progress Bars & AI Directed Stimulus Button

7.3 Root-Cause Diagnostic Studio & Waveform Viewer (report.html)

The generated report.html includes an integrated Waveform Studio that renders cycle-accurate signal transitions near failure timestamps, complete with color-coded bus values and a vertical failure cursor @ 45,000 ps.

Chapter 8: Workflow 5 — Quick Demos Suite: Pre-Packaged Industrial Runs

1-Click Instant Evaluation Runs for ALU and Synchronous FIFO Verification Environments

8.1 The Instant Evaluation Suite

To allow engineers, verification leads, and executives to evaluate VeriSight within seconds without manually typing file paths, author Kittu Patel embedded the Quick Demos Suite into Option 5 of the setup wizard.

Selecting option [5] presents four pre-configured industrial verification demonstrations spanning both ALU and FIFO architectures.

8.2 Detailed Overview of the 4 Pre-Packaged Demos

- [1] ALU Debug Demo: Detects missing reset in combinational block causing X-propagation.
- [2] FIFO Debug Demo: Diagnoses read pointer underflow boundary condition in synchronous queue.
- [3] ALU Plan Demo: Synthesizes complete test plan, coverage model, and SVA suite for ALU.
- [4] FIFO Plan Demo: Generates full verification plan covering full/empty boundaries, burst transfers, and watermark assertions.




Figure 8.1: Workflow 5 Quick Demos Menu — Instant 1-Click Verification & Debug Demos for ALU and FIFO Hardware Designs

8.3 Autonomous Execution & Isolation

The Quick Demos automatically populate all file paths and create dedicated output folders (output/demo_alu_debug/, output/demo_fifo_plan/), leaving existing work untouched.

Chapter 9: Workflow 6 — Session Exit & Headless CI/CD Automation

Clean Termination, Advanced CLI Direct Mode & Enterprise Nightly Regression Farm Integration

9.1 Clean Session Termination

Selecting option [6] Exit in the wizard terminates the session cleanly, releases database locks, and outputs power-user command-line examples.

It ensures zero background processes remain running and prints direct CLI execution syntax for terminal automation.

9.2 Headless Nightly Regression Integration (CI/CD)

While the interactive wizard is ideal for workstation use, enterprise semiconductor verification requires automated execution inside LSF, Slurm, Jenkins, GitHub Actions, or GitLab CI pipelines.

VeriSight supports full headless command-line execution without requiring interactive user input, outputting JUnit XML and structured JSON records.




Figure 9.1: Workflow 6 Exit Screen — Clean Termination & Direct CLI Power Commands for Headless Execution

9.3 Automated Regression Pipeline Scripting

VeriSight integrates into enterprise regression farms via standard CLI arguments:

python main.py --spec specs/soc.md --rtl rtl/ --tb tb/ --log logs/nightly.log --output artifacts/triage --no-rag

Chapter 10: Complete Hardware Verification Testbenches & RTL Codes

Full Production SystemVerilog Implementations for ALU and Synchronous FIFO Architectures

10.1 Arithmetic Logic Unit Hardware Source Code (examples/rtl/alu.sv)

```
`timescale 1ns/1ps
module alu #(
parameter DATA_WIDTH = 32
) (
input wire clk,
input wire rst_n,
input wire [3:0] opcode,
input wire [DATA_WIDTH-1:0] a,
input wire [DATA_WIDTH-1:0] b,
output reg [DATA_WIDTH-1:0] result,
output reg zero,
output reg overflow
);
localparam OP_ADD = 4'b0000;
localparam OP_SUB = 4'b0001;
localparam OP_AND = 4'b0010;
localparam OP_OR = 4'b0011;
localparam OP_XOR = 4'b0100;
localparam OP_SHL = 4'b0101;
localparam OP_SHR = 4'b0110;

always @(posedge clk or negedge rst_n) begin
if (!rst_n) begin
// BUG: result is omitted from reset branch!
zero <= 1'b0;
overflow <= 1'b0;
end else begin
case (opcode)
OP_ADD: result <= a + b;
OP_SUB: result <= a - b;
OP_AND: result <= a & b;
OP_OR: result <= a | b;
OP_XOR: result <= a ^ b;
OP_SHL: result <= a << b[4:0];
OP_SHR: result <= a >> b[4:0];
default: result <= {DATA_WIDTH{1'b0}};
endcase
zero <= (result == {DATA_WIDTH{1'b0}});
end
end
endmodule
```

10.2 Self-Checking ALU SystemVerilog Testbench (examples/tb/alu_tb.sv)

```
`timescale 1ns/1ps
module alu_tb;
parameter DATA_WIDTH = 32;
reg clk;
reg rst_n;
reg [3:0] opcode;
reg [DATA_WIDTH-1:0] a;
reg [DATA_WIDTH-1:0] b;
wire [DATA_WIDTH-1:0] result;
wire zero;
wire overflow;

alu #(.DATA_WIDTH(DATA_WIDTH)) dut (
.clk(clk), .rst_n(rst_n), .opcode(opcode),
.a(a), .b(b), .result(result), .zero(zero), .overflow(overflow)
);

always #5 clk = ~clk;

initial begin
$dumpfile("sim.vcd");
$dumpvars(0, alu_tb);
clk = 0; rst_n = 0; opcode = 0; a = 0; b = 0;
#20 rst_n = 1;

// Stimulus 1: ADD
@(posedge clk);
opcode = 4'b0000; a = 32'h00000005; b = 32'h00000003;
@(posedge clk);
if (result !== 32'h00000008) begin
$display("[UVM_ERROR] @ %0t ns: Scoreboard Mismatch! exp=0x8, act=0x%h", $time, result);
end
#50 $finish;
end
endmodule
```

10.3 Synchronous FIFO Memory Hardware Architecture (projects/fifo/rtl/fifo_mem.sv)

```
`timescale 1ns/1ps
module fifo_mem #(
parameter DEPTH = 16,
parameter DATA_WIDTH = 8
) (
input wire clk,
input wire rst_n,
input wire wr_en,
input wire rd_en,
input wire [DATA_WIDTH-1:0] data_in,
output reg [DATA_WIDTH-1:0] data_out,
output wire full,
output wire empty
);
reg [DATA_WIDTH-1:0] mem [0:DEPTH-1];
reg [3:0] wr_ptr;
reg [3:0] rd_ptr;
reg [4:0] count;

assign full = (count == DEPTH);
assign empty = (count == 0);

always @(posedge clk or negedge rst_n) begin
if (!rst_n) begin
wr_ptr <= 4'b0000;
rd_ptr <= 4'b0000;
count <= 5'b00000;
data_out <= 8'h00;
end else begin
if (wr_en && !full) begin
mem[wr_ptr] <= data_in;
wr_ptr <= wr_ptr + 1'b1;
end
if (rd_en) begin // BUG: Missing !empty gate
data_out <= mem[rd_ptr];
rd_ptr <= rd_ptr + 1'b1;
end
count <= count + (wr_en && !full) - (rd_en && !empty);
end
end
endmodule
```

Chapter 11: Complete Synthesized Verification Artifacts

Production SystemVerilog Covergroups, Formal SVA Suites & Unified Git Patches

11.1 Synthesized SystemVerilog Functional Coverage Package (coverage_model.sv)

```
package alu_coverage_pkg;
covergroup alu_operation_cg @(posedge clk);
option.per_instance = 1;
option.goal = 100;

cp_opcode: coverpoint opcode {
bins add_op = {4'b0000};
bins sub_op = {4'b0001};
bins and_op = {4'b0010};
bins or_op = {4'b0011};
bins xor_op = {4'b0100};
bins shl_op = {4'b0101};
bins shr_op = {4'b0110};
}

cp_operand_a: coverpoint a {
bins zero = {32'h00000000};
bins max_pos = {32'h7FFFFFFF};
bins max_neg = {32'h80000000};
bins all_ones = {32'hFFFFFFFF};
bins corner_lo = {[32'h00000001:32'h000000FF]};
bins corner_hi = {[32'hFFFFFF00:32'hFFFFFFFE]};
}

cp_operand_b: coverpoint b {
bins zero = {32'h00000000};
bins max_pos = {32'h7FFFFFFF};
bins max_neg = {32'h80000000};
bins all_ones = {32'hFFFFFFFF};
}

cross_op_a_b: cross cp_opcode, cp_operand_a, cp_operand_b;
endgroup
endpackage
```

11.2 Synthesized Formal SVA Assertions Suite (dut_assertions.sv)

```
module dut_assertions #(
parameter DATA_WIDTH = 32
) (
input wire clk, input wire rst_n,
input wire [3:0] opcode,
input wire [DATA_WIDTH-1:0] a, input wire [DATA_WIDTH-1:0] b,
input wire [DATA_WIDTH-1:0] result, input wire zero, input wire overflow
);
// Property 1: Reset must clear accumulator output
property p_reset_clears_result;
@(posedge clk) !rst_n |=> (result == 32'h00000000);
endproperty
assert_reset_clears_result: assert property (p_reset_clears_result)
else $error("[SVA_VIOLATION] Reset failed to clear result register!");

// Property 2: Zero flag consistency
property p_zero_flag_consistency;
@(posedge clk) disable iff (!rst_n)
(result == 32'h00000000) |-> zero;
endproperty
assert_zero_flag: assert property (p_zero_flag_consistency)
else $error("[SVA_VIOLATION] Zero flag not asserted when result is zero!");
endmodule
```

11.3 Verified Unified Git Diff Patch (output/fix/proposed.patch)

```
--- a/examples/rtl/alu.sv
+++ b/examples/rtl/alu.sv
@@ -32,6 +32,9 @@
always @(posedge clk or negedge rst_n) begin
if (!rst_n) begin
- // Missing reset for result register
+ result <= 32'h00000000;
+ zero <= 1'b0;
+ overflow <= 1'b0;
end else begin
case (opcode)
```

Chapter 12: Production Pydantic Data Models & System Schemas

Typed Information Architecture, Multi-Agent Communication Interfaces & JSON Serialization

12.1 Root Cause Classification Schema (verisight/schemas/classification.py)

```
class IssueType(str, Enum):
TB_BUG = "TB Bug"
RTL_BUG = "RTL Bug"
SPEC_BUG = "Spec Bug"
UNKNOWN = "Unknown"

class EvidenceItem(BaseModel):
source: str # 'log' | 'rtl' | 'tb' | 'spec' | 'vcd'
location: str # 'file.sv:L48' or '@ 45000 ps'
observation: str # Raw finding
significance: str # Why this proves the root cause

class Classification(BaseModel):
issue_type: IssueType
confidence: int # 0 to 100
category: str # e.g. 'Sequential Logic / Pointer Underflow'
target_file: Optional[str] = None
target_module: Optional[str] = None
target_line: Optional[int] = None
root_cause: str
evidence_chain: List[EvidenceItem]
alternative_hypotheses: List[str]
missing_artifacts: List[str]
```

12.2 Automated Fix Result Schema (verisight/schemas/fix_schema.py)

```
class FixResult(BaseModel):
fix_available: bool
target_file: str
target_module: str
target_lines: Tuple[int, int]
unified_diff: str
original_snippet: str
patched_snippet: str
explanation: str
confidence: ConfidenceBreakdown
validation: ValidationResult
spec_reference: Optional[str] = None
```

Chapter 13: Step-by-Step Operator Runbook & Local Deployment Guide

Complete Terminal Setup, Environment Configuration & End-to-End Execution Guide

13.1 Workstation Prerequisites & System Setup

VeriSight is certified on Ubuntu 20.04/22.04 LTS, RHEL/CentOS 8+, Windows Subsystem for Linux (WSL2), and macOS (Apple Silicon & Intel). Ensure Python 3.10+ and Git are installed on your host machine:

```
# Ubuntu / Debian / WSL2:
sudo apt update && sudo apt install -y python3 python3-pip python3-venv git iverilog

# macOS (via Homebrew):
brew install python git icarus-verilog
```

13.2 Clone Repository & Virtual Environment Setup

```
git clone https://github.com/KITTUV03/VeriSight.git
cd VeriSight

# Create and activate virtual environment
python3 -m venv .venv
source .venv/bin/activate

# Install VeriSight in editable mode with development dependencies
pip install -e '.[dev]'
pip install pypdf reportlab
```

13.3 Configuring Environment API Keys

```
# Option A: Google Gemini (Recommended Default)
export GEMINI_API_KEY='AIzaSy...your_gemini_key_here'

# Option B: Anthropic Claude
export ANTHROPIC_API_KEY='sk-ant...your_claude_key_here'

# Option C: Offline Air-Gapped Mode (No API key needed!)
```

13.4 Step-by-Step Command Execution Runbook

```
# 1. Launch Interactive Guided Setup Wizard
./start.sh # Native bash launcher

# 2. Run Autonomous Debug Pipeline (Workflow 1)
python main.py --spec examples/specs/alu_spec.md --rtl examples/rtl/ --log examples/logs/sim.log --output
output/custom_debug

# 3. Run Autonomous Verification Plan Synthesizer (Workflow 2)
python main.py plan --spec examples/specs/alu_spec.md --rtl examples/rtl/ --output output/verification_plan

# 4. Run One-Click Closed-Loop Simulation (Workflow 3)
python main.py simulate --rtl examples/rtl/alu.sv --tb examples/tb/alu_tb.sv --output output/closed_loop

# 5. Launch Live Web Cockpit Server (Workflow 4)
python main.py serve --port 8000

# 6. Apply Generated Patch to Git Repository
git apply output/custom_debug/fix/proposed.patch
```

Chapter 14: Verification Sign-Off Checklist & Industrial Compliance

ISO 26262 ASIL-D, DO-254 Compliance, Coverage Closure Milestones & Zero X-Tolerance

14.1 The Tapeout Sign-Off Milestone Matrix

Sign-Off Milestone	Verification Requirement & Metric Threshold	VeriSight Tool Validation & Artifact
Requirement Traceability	100% of specification requirements mapped to active test scenarios and covergroups. Zero orphaned requirements.	Verify via traceability_matrix.csv. Ensure 100% mapped status in verification_plan.html.
Functional Coverage Closure	100% functional coverage reached across all defined coverpoints and multi-variable cross bins.	Simulate with synthesized coverage_model.sv in Questa/VCS or Live Coverage Cockpit.
Zero X-Propagation Tolerance	No uninitialized states or unknown logic values ('X') propagating to memory or interface registers.	Run VeriSight X-Tracer gate-level backward propagation on gate-level simulation logs.
Formal Assertion Proving	All interface contracts and bus protocols proven via formal SVA property checkers.	Bind dut_assertions.sv directly to DUT top-level interfaces in formal verification flows.
Clean Regression Log Analysis	Zero UVM_ERROR or UVM_FATAL banners across random seed regression runs.	Execute Agent 1 batch regression mode. Verify error.json reports 0 failures.

Chapter 15: Diagnostic Troubleshooting Protocol & Remediation Manual

Remediation Protocols for 20+ Real-World Engineering Failure Scenarios

Observed Issue / Error	Underlying Root Cause	Immediate Corrective Action
API Key Not Detected LLMAuthenticationError	Missing GEMINI_API_KEY or ANTHROPIC_API_KEY in current shell.	Run wizard option 3 or 4 to enter your key, or export it in shell: export GEMINI_API_KEY='AIza...'.
Path Not Found in WSL C:\path\file.sv	Windows drive paths are located under the WSL mount point /mnt/c/.	VeriSight auto-converts C:\ to /mnt/c/. Verify path exists via ls /mnt/c/....
Specification PDF Ingestion Fails	Scanned image PDF lacking searchable text layer or missing pypdf.	Ensure pypdf is installed (pip install pypdf). For scanned documents, run OCR prior to ingestion.
ChromaDB SQLite3 Lock	Concurrent process accessing the local vector database.	Remove temporary database locks via rm verisight_knowledge_db/*.lock or run with --no-rag flag.
Git Patch Fails to Apply patch does not apply	RTL source file was modified after the diagnostic report was generated.	Inspect output/fifo_debug/fix/corrected_snippet.sv and apply change manually or re-run analysis.
Simulator Compilation Error iverilog: command not found	Icarus Verilog simulator is not installed on system PATH.	Install via sudo apt install iverilog or brew install icarus-verilog.
Port 8000 Already in Use FastAPI bind error	Another web server process is already running on port 8000.	Specify an alternate port via python main.py serve --port 8080.

Chapter 16: Comprehensive Semiconductor Acronym Glossary & Index

80+ Standard Industry Acronyms Defined with Operational Verification Context

Acronym	Full Standard Definition	Verification Domain Context
AHB	Advanced High-performance Bus	ARM AMBA standard high-throughput pipelined system backbone bus.
ALU	Arithmetic Logic Unit	Combinational and sequential processor compute engine.
APB	Advanced Peripheral Bus	ARM AMBA low-power non-pipelined peripheral register interface.
ASIC	Application-Specific Integrated Circuit	Custom fabricated silicon microchip designed for specific application.
AST	Abstract Syntax Tree	Hierarchical tree representation of HDL syntax used for static analysis.
AXI4	Advanced eXtensible Interface v4	High-frequency memory-mapped bus with independent read/write channels.
CDC	Clock Domain Crossing	Signals crossing between asynchronous clock domains requiring synchronizers.
DUT	Design Under Test	The hardware module or sub-system being simulated and verified.
ECO	Engineering Change Order	Post-layout or post-mask modification to fix silicon errors.
FIFO	First-In First-Out Buffer	Circular queue decoupling data transfer between clock domains or modules.
FSM	Finite State Machine	Sequential control logic transitioning between discrete states.
RCA	Root Cause Analysis	Isolating the primary origin of a defect rather than downstream symptoms.
RAG	Retrieval-Augmented Generation	Enhancing LLM prompts with semantic context from vector databases.
SVA	SystemVerilog Assertions	Formal temporal logic properties checking cycle-by-cycle contracts.
TLM	Transaction-Level Modeling	High-level message passing between UVM verification components.
UCDB	Unified Coverage Database	Industry standard format for accumulating simulation coverage results.
UVM	Universal Verification Methodology	IEEE 1800.2 standard class library for building modular testbenches.
VCD	Value Change Dump	ASCII standard digital waveform transition recording format.
VLSI	Very Large Scale Integration	IC technology packing millions to billions of transistors on a die.
X-State	Unknown Logic Value	Indeterminate logic value in 4-state simulation representing uninitialized flop.

Technical Annex A.1: SVA Temporal Handshake Verification: Bounded Latency Implication

Verification Domain: Formal Verification & Temporal Logic | **Formal Context:** Non-vacuous bounded cycle implication between request and grant assertion.

- **Formal Contract:** Every request high must be acknowledged within [1:5] clock cycles under active reset.
- **Liveness Guarantee:** Absence of deadlock or infinite transaction stalling on system bus.
- **Vacuity Elimination:** Property verification ensures antecedent triggers with non-zero coverage frequency.
- **VeriSight Auto-Synthesis:** Synthesized automatically by Agent 2 from natural language specification.

```
// Annex A.1: SVA Bounded Latency Handshake
property p_req_gnt_latency;
@(posedge clk) disable iff (!rst_n)
req |-> ##[1:5] (gnt && $stable(addr));
endproperty
assert_p_req_gnt_latency: assert property (p_req_gnt_latency)
else $error("REQ asserted without GNT within 5 cycles at time %0t", $time);
```

Technical Annex A.2: SVA Consecutive Repetition Operators in Multi-Cycle Bus Bursts

Verification Domain: Temporal Logic & Sequence Matching | **Formal Context:** Exact temporal consecutive repetition sequences [*N] for burst transfers.

- **Burst Transfer Contract:** Data valid must remain asserted for precisely burst_length consecutive cycles.
- **Dynamic Repetition Binding:** Parametric burst sizing validated against memory controller FIFO depths.
- **Simulation Optimization:** Compiled into deterministic finite automaton by EDA simulator kernels.
- **Static Analysis:** Verified across boundary burst lengths (1, 4, 8, 16 beats).

```
// Annex A.2: Consecutive Repetition Sequence
sequence s_burst_data_hold(int len);
data_valid [*len];
endsequence
property p_burst_transfer;
@(posedge clk) disable iff (!rst_n)
(burst_start && (burst_len == 4)) |=> s_burst_data_hold(4);
endproperty
assert_p_burst: assert property (p_burst_transfer);
```

Technical Annex A.3: SVA Non-Consecutive Repetition Operators for Event Counting

Verification Domain: Temporal Logic & Interrupt Systems | **Formal Context:** Non-consecutive exact repetition [=N] for interrupt acknowledgment events.

- **Event Counter Invariant:** Signal occurs exactly N times before a completion condition, regardless of gaps.
- **Interrupt Handling:** Validates that interrupt line pulses exactly 3 times before clear signal.
- **Hardware Decoupling:** Tracks asynchronous external events within synchronous sampling clocks.
- **Coverage Integration:** Directly binds to functional covergroup cross-bins.

```
// Annex A.3: Non-Consecutive Repetition
property p_irq_event_count;
@(posedge clk) disable iff (!rst_n)
irq_trigger |-> (irq_pulse [=3]) ##1 irq_ack;
endproperty
assert_p_irq_count: assert property (p_irq_event_count);
```

Technical Annex A.4: SVA Goto Repetition Operators in Memory Refresh Tracking

Verification Domain: Temporal Logic & DRAM Interfaces | **Formal Context:** Goto repetition [->N] enforcing exact completion on the final cycle.

- **DRAM Refresh Cycle:** Periodic refresh request must terminate on the exact command pulse.
- **Temporal End Guarantee:** Unlike non-consecutive, goto repetition requires event on the terminating cycle.
- **JEDEC Compliance:** Enforces tRFC and tREFI timing limits across temperature ranges.
- **RCA Isolation:** Agent 1 flags memory controller starvation upon violation.

```
// Annex A.4: Goto Repetition Sequence
property p_dram_refresh_timing;
@(posedge clk) disable iff (!rst_n)
ref_req |-> (ref_ack [->1]) ##1 (mem_idle == 1'b1);
endproperty
assert_p_dram_refresh: assert property (p_dram_refresh_timing);
```

Technical Annex A.5: SVA First-Match Construct in Multi-Branch Arbiter Resolution

Verification Domain: Temporal Logic & Arbiter Verification | **Formal Context:** Evaluation truncation using first_match operator to prevent thread explosion.

- **Thread Multiplicity Control:** Prevents simulator state explosion during unbounded delay evaluations.
- **Priority Resolution:** Ensures highest-priority grant evaluates first without false failures.
- **Round-Robin Fair Share:** Guarantees arbiter service within strict bounded latency.
- **Formal Convergence:** Dramatically reduces BDD/SAT solver proof complexity.

```
// Annex A.5: First-Match Construct
property p_arbiter_first_match;
@(posedge clk) disable iff (!rst_n)
req_any |-> first_match(##[1:8] (gnt_0 || gnt_1 || gnt_2));
endproperty
assert_p_arb_match: assert property (p_arbiter_first_match);
```

Technical Annex A.6: SVA Past Value Sampling Functions ($past, $rose, $fell, $stable)

Verification Domain: Temporal Logic & Signal Transitions | **Formal Context:** History-dependent sampling invariants verifying edge and stability transitions.

- **Edge Invariant:** $rose(sig) strictly requires !sig at cycle -1 and sig at cycle 0.
- **Stability Constraint:** $stable(data) guarantees 0 bit transitions during wait states.
- **Gated Clock Handling:** Clock enable parameterization in $past(expr, N, gating_expr).
- **X-State Immunity:** VeriSight analyzer inspects 4-state simulation compatibility.

```
// Annex A.6: Past Value Sampling Checks
property p_handshake_stability;
@(posedge clk) disable iff (!rst_n)
(req && !gnt) |=> $stable(addr) && $stable(wdata);
endproperty
assert_p_stability: assert property (p_handshake_stability);
```

Technical Annex A.7: SVA Asynchronous Reset Invariants & Abort Property Semantics

Verification Domain: Temporal Logic & Reset Safety | **Formal Context:** Clean property termination and initialization using disable iff construct.

- **Glitch Immunity:** Asynchronous reset asserts instantaneously without clock edge reliance.
- **Post-Reset Initial States:** All sequential control registers must emerge in defined reset states.
- **Disable Iff Syntax:** Prevents spurious assertion violations during power-on reset sequencing.
- **Agent 1 Rule 2 Checking:** VeriSight X-Tracer validates reset tree connectivity.

```
// Annex A.7: Reset Invariant Property
property p_reset_post_state;
@(posedge clk) disable iff (!rst_n)
$rose(rst_n) |-> (fsm_state == IDLE) && (err_flag == 1'b0);
endproperty
assert_p_rst_post: assert property (p_reset_post_state);
```

Technical Annex A.8: SVA Formal Liveness: Absence of Transaction Starvation

Verification Domain: Temporal Logic & Formal Methods | **Formal Context:** Linear Temporal Logic (LTL) fairness and liveness condition verification.

- **Always-Eventually Property:** Formal proof that every pending transaction eventually receives service.
- **Infinite Horizon Verification:** Proves no circular wait state exists in pipeline buffers.
- **Fairness Assumptions:** Formal environment assumes grant fairness from higher-level interconnect.
- **Model Checking Proof:** Proves invariant holds across infinite trace length.

```
// Annex A.8: Formal Liveness Property
property p_liveness_service;
@(posedge clk) disable iff (!rst_n)
s_eventually(gnt);
endproperty
// Verified under fairness assumptions in formal model checkers
```

Technical Annex A.9: SVA Local Variables in Multi-Beat Sequence Latency Tracking

Verification Domain: Temporal Logic & Data Tracking | **Formal Context:** Dynamic data payload capture and matching across variable latency pipelines.

- **Payload Dynamic Binding:** Captures input transaction ID and matches against output response.
- **Pipeline Depth Independence:** Verifies in-order and out-of-order latency without rigid delays.
- **Scoreboard Emulation:** Allows formal assertion engine to act as a localized lightweight scoreboard.
- **Hardware Debug Trace:** Prints exact mismatched payload upon assertion trip.

```
// Annex A.9: SVA Local Variable Data Capture
property p_data_pipe_match;
logic [31:0] captured_data;
@(posedge clk) disable iff (!rst_n)
(pipe_in_val, captured_data = pipe_in_data) |->
##[1:10] (pipe_out_val && (pipe_out_data == captured_data));
endproperty
assert_p_data_pipe: assert property (p_data_pipe_match);
```

Technical Annex A.10: SVA Cross-Clock Domain Assertion Synchronization Constraints

Verification Domain: Temporal Logic & CDC Verification | **Formal Context:** Multi-clock assertions verifying asynchronous CDC handshakes safely.

- **Dual-Clock Sampling:** Clock domain 1 drives antecedent; clock domain 2 samples consequent.
- **Metastability Window Masking:** Ignores intermediate indeterminate transitions during synchronizer latency.
- **Gray Code Counting:** Asserts single-bit transition property on multi-bit pointer buses.
- **Agent 1 CDC Rule Check:** Cross-references against VeriSight static CDC analysis.

```
// Annex A.10: Cross-Clock Domain Assertion
property p_cdc_handshake;
@(posedge clk_src) disable iff (!rst_src_n)
src_req |-> @(posedge clk_dst) ##[2:4] dst_ack;
endproperty
assert_p_cdc_handshake: assert property (p_cdc_handshake);
```

Technical Annex A.11: SVA Glue Logic Glitch Filter Property Verification

Verification Domain: Temporal Logic & Physical Interface | **Formal Context:** Verifying debouncing and minimum pulse-width filters on noisy external pins.

- **Pulse Width Minimum:** Input signal must persist for >= N cycles before recognized internally.
- **Metastable Reject:** Discards glitches narrower than synchronizer clock period.
- **GPIO / Sensor Conditioning:** Essential for I2C, SPI, and external keypad controllers.
- **Trace Diagnostic:** VeriSight flags when glitch filter fails to absorb runt pulses.

```
// Annex A.11: Glitch Filter Pulse Width Check
property p_min_pulse_width(sig, int min_cycles);
@(posedge clk) disable iff (!rst_n)
$rose(sig) |-> sig [*min_cycles];
endproperty
assert_p_glitch: assert property (p_min_pulse_width(ext_btn_sync, 4));
```

Technical Annex A.12: SVA Circular Buffer Overflow and Underflow Formal Proofs

Verification Domain: Temporal Logic & Buffer Safety | **Formal Context:** Mathematical proof of FIFO write-on-full and read-on-empty prevention.

- **Underflow Invariant:** Read enable must never assert when FIFO count equals 0.
- **Overflow Invariant:** Write enable must never assert when FIFO count equals max capacity.
- **Simultaneous Read/Write:** Correct count preservation during concurrent push and pop operations.
- **VeriSight Automated Patch:** Agent 5 synthesizes flag generation logic if violated.

```
// Annex A.12: FIFO Underflow Invariant
property p_fifo_no_underflow;
@(posedge clk) disable iff (!rst_n)
(empty && !wr_en) |-> !rd_en;
endproperty
assert_p_underflow: assert property (p_fifo_no_underflow);
```

Technical Annex A.13: SVA Read-After-Write (RAW) Hazard Detection Assertion Suite

Verification Domain: Temporal Logic & Processor Pipelines | **Formal Context:** Forwarding network and hazard stall invariant checking in pipelined execution.

- **Hazard Detection:** Register write pending in decode/execute must stall or forward correctly.
- **Forwarding Bypass Correctness:** Verifies operand forwarding multiplexer selects newest result.
- **Out-of-Order Memory RAW:** Validates memory disambiguation unit in superscalar cores.
- **Agent 1 RCA Rule 3:** Isolates stale register values in simulation logs.

```
// Annex A.13: RAW Hazard Invariant
property p_raw_hazard_stall;
@(posedge clk) disable iff (!rst_n)
(id_ex_rs1 == ex_mem_rd && ex_mem_regwrite && !forwarding_en) |-> stall_pipeline;
endproperty
assert_p_raw: assert property (p_raw_hazard_stall);
```

Technical Annex A.14: SVA Write-After-Write (WAW) Out-of-Order Memory Bus Invariant

Verification Domain: Temporal Logic & Interconnect Protocols | **Formal Context:** Ensures store serialization and memory consistency across non-blocking caches.

- **Store Ordering:** Multiple writes to identical cache lines must commit in program order.
- **AXI ID Serialization:** Enforces write response ordering per AXI4 specification.
- **Memory Consistency Models:** Checks TSO (Total Store Order) and Weak Memory models.
- **Bug Isolation:** Traces lost updates or cache incoherence.

```
// Annex A.14: WAW Ordering Invariant
property p_waw_serial;
@(posedge clk) disable iff (!rst_n)
(wr_addr_a == wr_addr_b && wr_req_a) |-> ##[1:$] wr_ack_a ##[1:$] wr_ack_b;
endproperty
```

Technical Annex A.15: SVA One-Hot State Machine Encoding Checkers ($onehot, $onehot0)

Verification Domain: Temporal Logic & Control Logic | **Formal Context:** Rigorous verification of FSM one-hot and one-cold register integrity.

- **One-Hot Invariant:** Exactly one bit must be active high at any operational clock cycle.
- **Illegal State Prevention:** Catches illegal multi-bit state jumps caused by timing violations or SER.
- **Safe State Recovery:** Validates that default branches force FSM into safe reset state.
- **Agent 1 FSM Analyzer:** VeriSight extracts state transitions directly from AST.

```
// Annex A.15: One-Hot State Verification
property p_fsm_onehot_valid;
@(posedge clk) disable iff (!rst_n)
$onehot(state_q);
endproperty
assert_p_onehot: assert property (p_fsm_onehot_valid)
else $error("Illegal FSM state detected: %b", state_q);
```

Technical Annex A.16: UVM Sequence Item Transaction Modeling & Constraint Solvers

Verification Domain: UVM Architecture & Stimulus Generation | **Formal Context:** Randomized transaction definitions using SystemVerilog constraint solvers.

- **Transaction Abstraction:** Encapsulates protocol packets into modular uvm_sequence_item classes.
- **Distribution Constraints:** Biases address and packet lengths toward boundary stress conditions.
- **Soft vs Hard Constraints:** Enables test-level overrides without modifying base item definitions.
- **VeriSight Plan Extraction:** Auto-generated from functional specifications.

```
class packet_seq_item extends uvm_sequence_item;
rand bit [31:0] addr;
rand bit [63:0] data[];
rand int unsigned length;
constraint c_len { length inside {[1:64]}; data.size() == length; }
constraint c_addr_align { addr[2:0] == 3'b000; }
`uvm_object_utils_begin(packet_seq_item)
`uvm_field_int(addr, UVM_ALL_ON)
`uvm_field_array_int(data, UVM_ALL_ON)
`uvm_object_utils_end
endclass
```

Technical Annex A.17: UVM Driver Architecture: Pipelined Pin-Wiggling and TLM Handshake

Verification Domain: UVM Architecture & Protocol Drivers | **Formal Context:** Translating high-level TLM sequence items into physical interface pin toggles.

- **TLM Get-Next-Item Protocol:** Driver pulls transactions from sequencer on demand.
- **Pipelined Driving:** Drives address and data phases concurrently for pipelined buses.
- **Reset Recovery Mechanism:** Flushes ongoing transaction pipelines upon reset deassertion.
- **Agent 1 Log Parser:** Identifies driver timeout hanging when sequencer stalls.

```
class axi_driver extends uvm_driver #(axi_item);
virtual axi_if vif;
task run_phase(uvm_phase phase);
forever begin
seq_item_port.get_next_item(req);
drive_transfer(req);
seq_item_port.item_done();
end
endtask
endclass
```

Technical Annex A.18: UVM Monitor: Passive Bus Snooping and Analysis Port Broadcasting

Verification Domain: UVM Architecture & Protocol Monitors | **Formal Context:** Independent physical pin sampling and broadcasting to verification scoreboards.

- **Passive Snooping:** Non-intrusive monitoring without interfering with bus electricals.
- **Analysis Port Broadcast:** Broadcasting transactions via uvm_analysis_port to multiple subscribers.
- **Protocol Checking:** Integrates localized protocol violation detection routines.
- **Waveform Alignment:** Correlates captured transactions with simulator VCD time steps.

```
class axi_monitor extends uvm_monitor;
uvm_analysis_port #(axi_item) ap;
virtual axi_if vif;
task run_phase(uvm_phase phase);
forever begin
@(posedge vif.clk);
if (vif.valid && vif.ready) begin
axi_item tr = axi_item::type_id::create("tr");
tr.data = vif.data;
ap.write(tr);
end
end
endtask
endclass
```

Technical Annex A.19: UVM Sequencer Arbitration Schemes and Virtual Sequencer Routing

Verification Domain: UVM Architecture & Stimulus Routing | **Formal Context:** Coordinating multi-stream stimulus across complex SoC verification topologies.

- **Virtual Sequencers:** Central coordination of independent agent sequencers without physical pins.
- **Arbitration Priority Modes:** Supports UVM_SEQ_ARB_STRICT_FIFO, RANDOM, and WEIGHTED.
- **Lock and Grab Directives:** Allows atomic transaction locking for uninterruptible bursts.
- **Agent 3 Simulation Engine:** Generates virtual sequence orchestrations.

```
class soc_virtual_sequencer extends uvm_sequencer;
axi_sequencer axi_sqr;
apb_sequencer apb_sqr;
`uvm_component_utils(soc_virtual_sequencer)
endclass
```

Technical Annex A.20: UVM Agent Encapsulation: Active vs. Passive Operating Modes

Verification Domain: UVM Architecture & Verification IPs | **Formal Context:** Standardized VIP encapsulation packaging driver, sequencer, and monitor.

- **Active VIP Mode:** Instantiates driver, sequencer, and monitor for DUT driving.
- **Passive VIP Mode:** Instantiates monitor only for internal bus observation.
- **Config DB Toggling:** Dynamically configured via is_active enum flag.
- **VeriSight Plan Synthesis:** Agent 2 generates complete agent scaffolds.

```
class mem_agent extends uvm_agent;
mem_driver drv;
mem_sequencer sqr;
mem_monitor mon;
function void build_phase(uvm_phase phase);
if (get_is_active() == UVM_ACTIVE) begin
drv = mem_driver::type_id::create("drv", this);
sqr = mem_sequencer::type_id::create("sqr", this);
end
mon = mem_monitor::type_id::create("mon", this);
endfunction
endclass
```

Technical Annex A.21: UVM Environment Hierarchy and Scoreboard Transaction Interception

Verification Domain: UVM Architecture & Testbench Structure | **Formal Context:** Top-level verification environment assembling agents, register models, and checkers.

- **Structural Encapsulation:** Clean hierarchic containment of SoC subsystem components.
- **TLM Interconnect:** Binding analysis ports of monitors to analysis FIFOs of scoreboards.
- **End-of-Test Configuration:** Manages phase timeouts and objection drain times.
- **Automatic Documentation:** Documented in VeriSight Verification Plan HTML report.

```
class top_env extends uvm_env;
mem_agent agent_0;
top_scoreboard scb;
function void connect_phase(uvm_phase phase);
agent_0.mon.ap.connect(scb.item_fifo.analysis_export);
endfunction
endclass
```

Technical Annex A.22: UVM Scoreboard: In-Order and Out-of-Order Golden Model Verification

Verification Domain: UVM Architecture & Data Integrity | **Formal Context:** Automated output validation against C++ / SystemVerilog reference models.

- **Golden Reference Model:** Predicts expected output data based on input transactions.
- **Out-of-Order Reordering:** Associative array tagging for non-blocking transaction retirement.
- **Data Integrity Checking:** Flags payload corruption, bit inversion, or packet truncation.
- **Agent 1 RCA Rule 1:** Differentiates scoreboard model bugs from actual RTL defects.

```
class top_scoreboard extends uvm_scoreboard;
uvm_tlm_analysis_fifo #(packet_item) exp_fifo, act_fifo;
task run_phase(uvm_phase phase);
packet_item exp_pkt, act_pkt;
forever begin
exp_fifo.get(exp_pkt);
act_fifo.get(act_pkt);
if (!exp_pkt.compare(act_pkt))
`uvm_error("SCB_FAIL", $sformatf("Payload mismatch!"))
end
endtask
endclass
```

Technical Annex A.23: UVM Coverage Collector: TLM Subscriber with Covergroups

Verification Domain: UVM Architecture & Coverage Closure | **Formal Context:** Real-time functional coverage accumulation via TLM analysis subscribers.

- **TLM Subscriber:** Lightweight single-method write(T) interface for zero-overhead sampling.
- **Covergroup Encapsulation:** Samples cross-coverage between operation codes and address regions.
- **UCDB Accumulation:** Saves coverage metrics into database for VeriSight Cockpit ingestion.
- **Dynamic Hole Detection:** Identifies zero-hit bins requiring directed stimulus.

```
class cov_collector extends uvm_subscriber #(packet_item);
packet_item item_q;
covergroup cg;
cp_len: coverpoint item_q.length { bins small = {[1:8]}; bins large = {[9:64]}; }
endgroup
function void write(packet_item t); item_q = t; cg.sample(); endfunction
endclass
```

Technical Annex A.24: UVM Register Abstraction Layer (RAL): Model Generation & Access

Verification Domain: UVM Architecture & Memory Mapped Regs | **Formal Context:** Hierarchical mirror of hardware memory-mapped control and status registers.

- **Register Mirroring:** Maintains synchronization between software model and RTL hardware.
- **Frontdoor vs Backdoor:** Supports bus-driven transfers and zero-delay hierarchical forces.
- **Access Policy Verification:** Verifies RO, WO, RW, W1C, and RC field access behavior.
- **Auto-Generation:** Synthesized from IP-XACT, SystemRDL, or CSV specifications.

```
class ctrl_reg extends uvm_reg;
rand uvm_reg_data_t data;
function new(string name = "ctrl_reg"); super.new(name, 32, UVM_NO_COVERAGE); endfunction
virtual function void build(); /* Field definitions */ endfunction
endclass
```

Technical Annex A.25: UVM RAL Adapter: Bus Transaction Conversion to uvm_reg_bus_op

Verification Domain: UVM Architecture & RAL Integration | **Formal Context:** Two-way translation bridge between abstract register accesses and bus packets.

- **reg2bus Mapping:** Translates uvm_reg_bus_op into concrete bus transaction (e.g. APB item).
- **bus2reg Mapping:** Unpacks completed bus transaction back into register mirror data.
- **Response Status Propagation:** Reports UVM_IS_OK or UVM_NOT_OK upon bus error responses.
- **Agent 1 Analysis:** Isolates bus protocol mapping errors in RAL adapters.

```
class reg2apb_adapter extends uvm_reg_adapter;
function uvm_sequence_item reg2bus(const ref uvm_reg_bus_op rw);
apb_item apb = apb_item::type_id::create("apb");
apb.addr = rw.addr; apb.data = rw.data; apb.kind = (rw.kind == UVM_WRITE) ? APB_WR : APB_RD;
return apb;
endfunction
endclass
```

Technical Annex A.26: UVM Phasing Engine: Build, Connect, Run, and Cleanup Phases

Verification Domain: UVM Architecture & Lifecycle Management | **Formal Context:** Strict structural hierarchy and execution scheduling in UVM testbenches.

- **Top-Down Build Phase:** Constructs component tree from root to leaf components.
- **Bottom-Up Connect Phase:** Binds TLM interfaces and configuration pointers from leaf to root.
- **Time-Consuming Run Phase:** Executes concurrently across all components with micro-phases.
- **Phase Timeout Prevention:** Agent 1 detects missing objection drops causing test hangs.

```
// Phase execution lifecycle handled automatically by uvm_root singleton
```

Technical Annex A.27: UVM Configuration Database (uvm_config_db): Type-Safe Context Sharing

Verification Domain: UVM Architecture & Dynamic Configuration | **Formal Context:** String-indexed, type-safe registry sharing virtual interfaces and parameters.

- **Hierarchical Precedence:** Parent components override child configurations.
- **Virtual Interface Binding:** Transfers hardware interface handles from testbench top into VIPs.
- **Common Pitfalls:** Spelling errors or scope path mismatches silently return null handles.
- **VeriSight Static Linter:** Agent 1 AST checks flag un-retrieved config_db entries.

```
// Configuration Database Usage
uvm_config_db#(virtual axi_if)::set(this, "env.agent_0.*", "vif", top.axi_vif);
if (!uvm_config_db#(virtual axi_if)::get(this, "", "vif", vif))
`uvm_fatal("NOVIF", "Virtual interface handle not found!")
```

Technical Annex A.28: UVM Factory Overrides: Type and Instance Polymorphic Injection

Verification Domain: UVM Architecture & Test Customization | **Formal Context:** Dynamic component and sequence substitution without altering base codebase.

- **Type Override:** Substitutes all instances of a base class with an extended derived class.
- **Instance Override:** Substitutes a specific component located at an exact hierarchical path.
- **Error Injection VIPs:** Enables test-specific corrupt drivers without touching baseline agents.
- **Regression Flexibility:** Facilitates rapid corner-case coverage closure.

```
// Factory Polymorphic Override
set_type_override_by_type(axi_driver::get_type(), axi_corrupt_driver::get_type());
```

Technical Annex A.29: UVM Objection Mechanism: Precise Test Drain Time Management

Verification Domain: UVM Architecture & Simulation Control | **Formal Context:** Coordinated simulation termination control via raise_objection and drop_objection.

- **Objection Accounting:** Simulation continues as long as at least one objection remains raised.
- **Drain Time Configuration:** Adds buffer delay after final objection drop to flush in-flight packets.
- **Hang Diagnostic:** VeriSight flags lingering objections preventing phase completion.
- **Production Best Practice:** Raise and drop objections strictly in sequences, never inside drivers.

```
task body();
starting_phase.raise_objection(this);
// Execute stimulus sequence
starting_phase.drop_objection(this);
endtask
```

Technical Annex A.30: UVM Callback Mechanism: Error Injection and Fault Simulation

Verification Domain: UVM Architecture & Advanced Verification | **Formal Context:** Injecting non-intrusive stimulus hooks into production verification IP.

- **Non-Intrusive Hooking:** Executes custom user hooks at pre-driver or post-monitor events.
- **Protocol Fault Injection:** Forces parity errors, CRC inversions, or illegal handshake states.
- **Corner-Case Stress:** Validates DUT error handling and recovery state machines.
- **Verification Integrity:** Maintains single golden VIP baseline across clean and error tests.

```
`uvm_register_cb(axi_driver, axi_driver_cbs)
task axi_driver::drive_transfer(axi_item req);
`uvm_do_callbacks(axi_driver, axi_driver_cbs, pre_drive(this, req))
// Standard drive operations
endtask
```

Technical Annex A.31: AMBA AXI4 Read Channel 5-Channel Decoupled Handshake Verification

Verification Domain: Industry Protocols & AMBA Standards | **Formal Context:** Independent forward-progress invariants on AR, R, AW, W, and B channels.

- **Channel Decoupling:** Read address channel operates asynchronously from read data pipeline.
- **Backpressure Invariant:** TVALID must not glitch or deassert until TREADY responds high.
- **Interleaving Depth:** Validates out-of-order read data return using transaction IDs.
- **VeriSight Formal SVA:** Integrated directly in Agent 2 Plan protocol suite.

```
// AXI4 Handshake Invariant: RVALID holds until RREADY
property p_axi4_rvalid_hold;
@(posedge clk) disable iff (!rst_n)
(rvalid && !rready) |=> (rvalid && $stable(rdata) && $stable(rid));
endproperty
assert_axi4_rvalid: assert property (p_axi4_rvalid_hold);
```

Technical Annex A.32: AMBA AXI4 Write Address/Data Interleaving and Response Ordering

Verification Domain: Industry Protocols & Memory Interconnect | **Formal Context:** Verifying multi-master write transaction ordering and write response (BRESP) rules.

- **Address-First vs Data-First:** AXI4 permits write data beats preceding write address pulses.
- **Response Generation:** BRESP must only assert after final write data beat (WLAST) accepted.
- **Error Signaling:** DECERR and SLVERR propagation upon invalid address decoded.
- **RCA Rule Verification:** Agent 1 catches memory controller prematurely asserting BVALID.

```
property p_axi4_bvalid_after_wlast;
@(posedge clk) disable iff (!rst_n)
bvalid |-> $past(wlast && wvalid && wready, 1);
endproperty
```

Technical Annex A.33: AMBA AXI4-Stream Backpressure (TREADY/TVALID) Flow Control

Verification Domain: Industry Protocols & High-Throughput Streaming | **Formal Context:** High-bandwidth point-to-point packet streaming without address overhead.

- **Zero-Bubble Streaming:** Transfers payload every cycle when both TVALID and TREADY are high.
- **Packet Delineation:** TLAST marks boundary of frame packets for networking and DSP.
- **Sparse Byte Tracking:** TKEEP and TSTRB byte qualifiers for non-word-aligned streams.
- **Deadlock Detection:** VeriSight flags circular wait conditions in stream crossbars.

```
property p_axis_tvalid_hold;
@(posedge clk) disable iff (!rst_n)
(tvalid && !tready) |=> (tvalid && $stable(tdata) && $stable(tlast));
endproperty
assert_axis_hold: assert property (p_axis_tvalid_hold);
```

Technical Annex A.34: AMBA AHB5 Pipelined Address and Data Phase Transfer Verification

Verification Domain: Industry Protocols & Embedded Microcontrollers | **Formal Context:** Two-stage pipelined bus protocol verification for ARM Cortex processors.

- **Pipelined Phase Overlap:** Address phase of transfer N coincides with data phase of transfer N-1.
- **HREADY Transfer Stalling:** Slaves insert wait states by pulling HREADY low.
- **Burst Increments:** WRAP and INCR burst boundary crossing assertions (1KB boundary limits).
- **HRESP Split/Retry:** Verifies two-cycle error response signaling.

```
property p_ahb5_addr_hold;
@(posedge hclk) disable iff (!hresetn)
(!hready) |=> $stable(haddr) && $stable(htrans);
endproperty
assert_ahb5_hold: assert property (p_ahb5_addr_hold);
```

Technical Annex A.35: AMBA APB4 Setup, Access, and Error Response Verification Model

Verification Domain: Industry Protocols & Low-Power Peripherals | **Formal Context:** Three-state non-pipelined synchronous control bus for peripheral registers.

- **FSM Phase Transitions:** Transitions deterministically through IDLE -> SETUP -> ACCESS -> IDLE.
- **PENABLE Timing:** PENABLE must assert exactly one cycle after PSEL asserted.
- **PREADY Extension:** Peripheral inserts wait cycles in ACCESS state until ready.
- **PSLVERR Validation:** Flags invalid peripheral access addresses or security faults.

```
property p_apb4_penable_timing;
@(posedge pclk) disable iff (!presetn)
(psel && !penable) |=> (psel && penable);
endproperty
assert_apb4_enable: assert property (p_apb4_penable_timing);
```

Technical Annex A.36: PCIe Gen5 Physical Layer Ordered Sets and Link Training (LTSSM)

Verification Domain: Industry Protocols & High-Speed SerDes | **Formal Context:** 32 GT/s PAM-4 and NRZ link training and ordered set frame alignment.

- **LTSSM State Traversal:** Detect -> Polling -> Configuration -> L0 state verification.
- **Ordered Set Verification:** TS1, TS2, and EIOS ordered set header pattern matching.
- **Equalization Handshake:** Phase 0 through Phase 3 coefficient tuning convergence.
- **VeriSight Trace Analysis:** Correlates link dropouts from high-speed SerDes traces.

```
// PCIe LTSSM Link State Validation Routine
assert_ltssm_valid_transition: assert property (
@(posedge pipe_clk) disable iff (!pipe_rst_n)
(ltssm == DETECT_QUIET) |=> (ltssm inside {DETECT_QUIET, DETECT_ACTIVE}));
```

Technical Annex A.37: PCIe Gen5 Transaction Layer Packet (TLP) Header Verification

Verification Domain: Industry Protocols & Computer Architecture | **Formal Context:** Validation of 32-bit and 64-bit Memory, IO, and Configuration TLP requests.

- **Header Structure Rules:** Type, Format (3DW/4DW), Traffic Class, and Digest assertions.
- **Byte Enable Invariants:** First DW / Last DW byte enables validated against transfer lengths.
- **Credit-Based Flow Control:** Header and data credit accounting prevents receiver overflow.
- **Root Complex Scoreboard:** UVM scoreboard checks packet routing through switch ports.

```
// TLP Header Format Check
assert_tlp_fmt: assert property (
@(posedge clk) (tlp_valid) |-> (tlp_len <= 1024) && (tlp_tc inside {[0:7]}));
```

Technical Annex A.38: CXL.io, CXL.cache, and CXL.mem Coherent Fabric Verification

Verification Domain: Industry Protocols & Heterogeneous Compute | **Formal Context:** Sub-nanosecond coherent cache interconnect protocols for AI accelerators.

- **Tri-Protocol Coexistence:** Multiplexes standard PCIe (CXL.io) with coherent cache/mem flits.
- **Bias Modes:** Host-bias vs Device-bias state transition verification.
- **DCOH Coherency Engine:** MESI cache coherency invariant tracking across accelerator memory.
- **VeriSight Formal Proof:** Proves absence of cache stale reads in shared pools.

```
// CXL Memory Coherency Assertion Pattern
```

Technical Annex A.39: DDR5 Command/Address (CA) Timing and DQS Write Leveling

Verification Domain: Industry Protocols & DRAM Subsystems | **Formal Context:** Sub-picosecond dual-channel DDR5 timing parameters and command protocols.

- **On-Die ECC:** Corrects single-bit errors and flags multi-bit uncorrectable faults.
- **Decision Feedback Equalization:** DFE training and DQS-to-CLK alignment verification.
- **Command Timing Matrix:** Rigorous checking of tRCD, tRP, tRAS, and tWR minimum bounds.
- **Agent 1 Waveform Tracer:** Identifies read preamble timing violations in VCD.

```
// DDR5 CA Bus Timing Constraint Check
```

Technical Annex A.40: High-Bandwidth Memory (HBM3) Pseudo-Channel Protocol Checker

Verification Domain: Industry Protocols & 3D Stacking Memory | **Formal Context:** Massively parallel 1024-bit wide memory interface with stacked DRAM dies.

- **Pseudo-Channel Independence:** Validates dual independent 64-bit channels per 128-bit bus.
- **IEEE 1500 Test Wrapper:** Validates post-assembly microbump manufacturing integrity.
- **Thermal Throttling:** Checks graceful memory controller throttling upon overheating.
- **VeriSight Coverage Bins:** Guarantees all row-hammer stress sequences are covered.

```
// HBM3 Pseudo-Channel Arbiter Invariant
```

Technical Annex A.41: Ethernet 100GbE / 400GbE PCS/PMA Alignment Marker Validation

Verification Domain: Industry Protocols & Networking | **Formal Context:** Multi-lane physical coding sublayer striping and skew compensation.

- **Alignment Marker Insertion:** Fixed marker patterns inserted periodically across all 4/8 lanes.
- **Lane Deskew Machine:** Re-aligns differential physical lane skew up to 180ns.
- **64b/66b Block Decoding:** Checks synchronization headers (01 for data, 10 for control).
- **RCA Isolation:** Detects framing bit flips causing link desynchronization.

```
// Ethernet PCS Alignment Check
```

Technical Annex A.42: USB4 / Thunderbolt Tunneling Protocol Verification Mechanics

Verification Domain: Industry Protocols & Interconnects | **Formal Context:** Protocol encapsulation tunneling PCIe, DisplayPort, and USB3 over Type-C.

- **Router Assembly:** Validates transport layer packet routing across hop IDs.
- **Bandwidth Allocation:** Dynamic arbitration between real-time video and asynchronous data.
- **Time Synchronization Handshake:** Sub-microsecond synchronization packet validation.
- **Bug Diagnosis:** Isolates dropped transport packets under heavy traffic.

```
// USB4 Transport Layer Invariant
```

Technical Annex A.43: SPI Dual/Quad/Octal Mode Dynamic Baud Rate Interface Verification

Verification Domain: Industry Protocols & Flash Interfaces | **Formal Context:** High-throughput multi-IO synchronous serial communication protocols.

- **Mode 0/1/2/3 Invariants:** Checks CPOL and CPHA clock phase and polarity relationships.
- **Multi-IO Switching:** Dynamic transitions from single SPI to QSPI/OSPI nibble streaming.
- **Dummy Cycle Accounting:** Validates flash read latency dummy cycles across frequency shifts.
- **VeriSight Auto-Patch:** Fixes nibble alignment bugs in serial state machines.

```
// QSPI Mode 0 Timing Invariant
```

Technical Annex A.44: I2C Open-Drain Bus Arbitration and Multi-Master Collision Detection

Verification Domain: Industry Protocols & Slow Peripherals | **Formal Context:** Two-wire open-drain bus with clock stretching and wired-AND arbitration.

- **Multi-Master Arbitration:** Master releasing SDA high losing arbitration upon sampling low.
- **Clock Stretching Verification:** Master pausing clock generation when slave pulls SCL low.
- **START/STOP Setup Times:** Validates tSU:STA and tHD:STA setup/hold times in open-drain circuits.
- **Agent 1 Structural Check:** Flags missing pull-up resistor modeling in testbench.

```
property p_i2c_start_det;
@(negedge sda) (scl == 1'b1) |-> (bus_busy == 1'b1);
endproperty
```

Technical Annex A.45: UART Framing Invariants with Fractional Baud Oversampling

Verification Domain: Industry Protocols & Debug Consoles | **Formal Context:** Asynchronous serial communication with 16x oversampling and error detection.

- **Start Bit Centering:** Samples incoming data on 8th tick of 16x baud clock.
- **Framing Error Detection:** Flags stop bit sampling low as severe framing error.
- **Parity Generator Checks:** Even, odd, mark, and space parity mathematical validation.
- **Scoreboard Model:** Decodes serialized ASCII bytes for automated string matching.

```
// UART Framing Stop Bit Invariant
property p_uart_stop_bit;
@(posedge baud_clk_16x)
(bit_cnt == 9 && sample_tick) |-> (rxd == 1'b1);
endproperty
```

Technical Annex A.46: Synopsys VCS Native Testbench Compilation & Multi-Slice Optimization

Verification Domain: EDA Tool Integration & Performance | **Formal Context:** High-performance native compilation flags for industrial VCS regression farms.

- **Dynamic Multi-Core Slicing:** Splits large netlists across multiple CPU cores via -parallel.
- **Fast UVM Compilation:** Precompiled UVM library switches (-ntb_opts uvm-1.2).
- **Full Signal Visibility:** Enables debug database generation (+vcs+lic+wait -debug_access+all).
- **Zero-Tolerance Linting:** Integrates +lint=TFIPC-L and +vcs+flush_log.

```
# VCS Compilation Script Template
vcs -sverilog -full64 -kdb -debug_access+all \
-ntb_opts uvm-1.2 -timescale=1ns/1ps \
-f filelist.f -l comp.log
```

Technical Annex A.47: Cadence Xcelium Multi-Core Parallel Simulation Invocation Flags

Verification Domain: EDA Tool Integration & Multi-Core Sim | **Formal Context:** Configuring Cadence multi-core engine for maximum simulation cycle throughput.

- **Single-Step Invocation:** Unifies compile, elaborate, and simulate via xrun command.
- **Multi-Threaded Elaboration:** Accelerates complex class testbench linking via -elaborate.
- **Coverage Database Output:** Dumps unified coverage database via -coverage all -covoverwrite.
- **Fast Waveform Engine:** Generates high-compression SHM and FSDB waveforms.

```
# Xcelium Run Command Template
xrun -64bit -sv -uvm -uvmhome CDNS-1.2 \
-access +rwc -coverage all -covoverwrite \
-f filelist.f -l sim.log
```

Technical Annex A.48: Siemens QuestaSim Advanced Functional Coverage & UCDB Merging

Verification Domain: EDA Tool Integration & Coverage Databases | **Formal Context:** Compiling, simulating, and accumulating coverage databases using Questa/ModelSim.

- **Three-Step Flow:** Modular execution of vlog (compile), vopt (optimize), and vsim (simulate).
- **Performance Optimization:** Preserves design hierarchy without penalty using vopt +acc.
- **UCDB Database Merging:** Combines regression seeds into unified database using vcover merge.
- **HTML Coverage Extraction:** Exports interactive coverage reports via vcover report -html.

```
# QuestaSim Run Script
vlog -sv -f filelist.f
vopt +acc top -o top_opt
vsim -c -coverage top_opt -do "coverage save -onexit test.ucdb; run -all; quit"
```

Technical Annex A.49: Verilator C++ Multi-Threaded Cycle-Accurate Compilation Runbook

Verification Domain: Open-Source EDA & Ultra-Fast Sim | **Formal Context:** Compiling SystemVerilog designs into optimized native C++ multi-threaded binaries.

- **Cycle-Accurate Modeling:** Translates synthesizable Verilog directly into high-speed C++ classes.
- **Multi-Threaded Slicing:** Distributes logic evaluation across cores via --threads N.
- **Trace Generation:** Generates standard VCD and FST traces via --trace-fst.
- **Automated Sandbox Hook:** VeriSight Agent 5 leverages Verilator for instant regression testing.

```
# Verilator Compilation Command
verilator --cc --exe --build -j 8 --trace \
-Wall -Wno-fatal dut.v tb.cpp -o sim_dut
```

Technical Annex A.50: Icarus Verilog (iverilog) and vvp Open-Source Simulation Pipeline

Verification Domain: Open-Source EDA & Lightweight Triage | **Formal Context:** Rapid deterministic simulation execution for lightweight regression and triage.

- **Two-Step Pipeline:** Compiles AST via iverilog into intermediate vvp bytecode.
- **SystemVerilog Support:** Supports core SystemVerilog features using -g2012 switch.
- **Zero-License Overhead:** Enables running thousands of parallel containerized sandboxes.
- **VeriSight Default Engine:** Integrated directly in Option 3 Closed-Loop Sim runner.

```
# Icarus Verilog Invocation
iverilog -g2012 -o sim.vvp -f filelist.f
vvp sim.vvp -lxt2
```

Technical Annex A.51: Cocotb Coroutine-Based Pythonic Hardware Verification Runbook

Verification Domain: Modern Verification & Python Testbenches | **Formal Context:** Co-simulation verification linking Python async coroutines to simulators via VPI.

- **Async / Await Syntax:** Models hardware timing concurrently using standard Python async syntax.
- **VPI Interface Bridge:** Non-intrusive direct signal inspection and forcing over standard C VPI.
- **Rich Python Ecosystem:** Direct integration with NumPy, SciPy, and AI PyTorch models.
- **Test Generation:** Facilitates rapid randomized algorithmic verification.

```
# Cocotb Python Test Coroutine
@cocotb.test()
async def test_fifo_push_pop(dut):
cocotb.start_soon(Clock(dut.clk, 10, units='ns').start())
dut.rst_n.value = 0
await Timer(20, units='ns')
dut.rst_n.value = 1
dut.wr_en.value = 1; dut.din.value = 0xA5
await RisingEdge(dut.clk)
```

Technical Annex A.52: SpyGlass Static Lint Rule Deck and Synthesizability Checks

Verification Domain: Static Verification & Lint Analysis | **Formal Context:** Static source code inspection catching syntax ambiguities, latches, and race conditions.

- **Structural Rule Enforcement:** Flags unintended combinational latches and incomplete case statements.
- **Synthesis Safety:** Guarantees code compiles cleanly in Synopsys Design Compiler.
- **Port Width Mismatches:** Detects bit truncation and implicit wire declarations.
- **VeriSight Rule 7:** Agent 1 AST analyzer reproduces SpyGlass structural lint checks.

```
# SpyGlass Lint Project Script
read_file -type verilog {dut.v sub.v}
set_option top dut
current_goal lint/lint_rtl
run_goal
```

Technical Annex A.53: SpyGlass CDC Asynchronous Clock Domain Crossing Verification

Verification Domain: Static Verification & CDC Analysis | **Formal Context:** Formal mathematical identification of unsynchronized cross-domain signal transfers.

- **Clock Tree Identification:** Extracts master clocks, generated clocks, and reset domains.
- **Synchronizer Recognition:** Validates 2-FF synchronizers, DMUX, and asynchronous FIFOs.
- **Data Re-Convergence Checks:** Detects divergent paths recombining downstream with skew.
- **VeriSight CDC Module:** Identifies missing flip-flop synchronizers in AST traversal.

```
# SpyGlass CDC Goal Execution
current_goal cdc/cdc_verify_struct
run_goal
```

Technical Annex A.54: Synopsys Formality Equivalence Checking Verification Runbook

Verification Domain: Formal Verification & Equivalence | **Formal Context:** Proving mathematical equivalence between RTL and post-synthesis gate netlists.

- **Reference vs Implementation:** Compares golden RTL against synthesized netlist.
- **Logic Cone Inversion:** Decomposes sequential logic into combinational logic cones.
- **State Mapping Rules:** Maps scan-chain and retimed registers automatically.
- **Safety Integrity:** Guarantees zero logic changes introduced during synthesis ECO.

```
# Formality Script Template
read_verilog -r rtl.v; set_top_r dut
read_verilog -i netlist.v; set_top_i dut
match
verify
```

Technical Annex A.55: Cadence JasperGold Formal Property Verification Setup

Verification Domain: Formal Verification & Model Checking | **Formal Context:** Exhaustive state space exploration verifying assertions across all possible stimulus.

- **Bounded Model Checking:** Unrolls transition relations up to depth N to find counter-examples.
- **Full Proof Induction:** Mathematical induction proving properties hold for infinite cycles.
- **Deadlock & LiveLock Proofs:** Guarantees hardware never enters unreachable trap states.
- **Assertion Import:** Ingests SVA properties generated by VeriSight Agent 2 directly.

```
# JasperGold Formal Invocation Script
analyze -sv dut.v assertions.sva
elaborate -top dut
clock clk; reset -expression {!rst_n}
prove -all
```

Technical Annex A.56: Fast Waveform Dumper (FSDB) Extraction and Trace Compression

Verification Domain: Waveform Engineering & Trace Analysis | **Formal Context:** High-performance compressed waveform format optimized for multi-gigabyte traces.

- **Hierarchical Compression:** Compresses waveform data up to 10x compared to standard ASCII VCD.
- **Random-Access Indexing:** Allows fast seek to arbitrary simulation timestamps.
- **Verdi Native Integration:** Native format for Synopsys Verdi schematic and waveform debug.
- **VeriSight Trace Converter:** Agent 1 converts critical trace slices for automated inspection.

```
// Testbench FSDB Dumping Directives
initial begin
$fsdbDumpfile("dump.fsdb");
$fsdbDumpvars(0, top_tb, "+all");
end
```

Technical Annex A.57: Value Change Dump (VCD) ASCII Parse Algorithms and Signal Slicing

Verification Domain: Waveform Engineering & Signal Slicing | **Formal Context:** Deterministic parsing algorithms extracting signal transitions from standard ASCII VCD.

- **Four-State Value Encoding:** Parses 0, 1, X (unknown), and Z (high-impedance) transitions.
- **Hierarchical Scope Trees:** Constructs module hierarchy tree from $scope and $upscope directives.
- **Timestamp Slicing:** Extracts narrow +/- 20 cycle window around assertion failure timestamp.
- **VeriSight VCD Engine:** Integrated in `verisight/rules/rule_vcd.py`.

```
# Python VCD Parsing Logic (VeriSight Engine)
def parse_vcd_window(vcd_path, fail_time, window_cycles=20):
# Extracts signal transitions around fail_time
pass
```

Technical Annex A.58: GCC / Clang Direct Programming Interface (DPI-C) Shared Object Builds

Verification Domain: SystemVerilog DPI-C & Co-Simulation | **Formal Context:** Compiling high-performance C/C++ algorithms directly into SystemVerilog testbenches.

- **Zero-Copy Memory Sharing:** Shares pointers and structs directly between C and SystemVerilog.
- **Import & Export Functions:** Calls C mathematical algorithms from SV; calls SV tasks from C.
- **Open-Source Toolchains:** Compiles cleanly with standard GCC and Clang compilers.
- **Reference Scoreboards:** Executes reference compression, crypto, or AI models in native C++.

```
// SystemVerilog DPI-C Declaration
import "DPI-C" function int compute_crc32(input int len, input byte data[]);
export "DPI-C" task sv_notify_irq;
```

Technical Annex A.59: pyslang AST Extraction and SystemVerilog Static Analysis

Verification Domain: Static Analysis & AST Traversal | **Formal Context:** Parsing and elaborating SystemVerilog into a real IEEE-1800 AST (via the Slang frontend) to analyse hardware structure programmatically.

- **Parse & Elaborate:** pyslang parses and elaborates SystemVerilog into typed symbols with source locations.
- **Static X-Origin Scan:** Flags sequential registers written but not assigned in their reset branch.
- **Signal Read/Write Sets:** Derives per-block written/read signals from assignment expressions in the AST.
- **VeriSight Rule 2 Checking:** Drives the X-Tracer deterministic candidate-origin engine (static layer).

```
# pyslang AST parse + elaborate
from pyslang import driver
d = driver.Driver(); d.addStandardArgs()
d.parseCommandLine('slang dut.sv'); d.processOptions(); d.parseAllSources()
comp = d.createCompilation()
for inst in comp.getRoot().topInstances:
for sym in inst.body: ... # walk ports/nets/procedural blocks
```

Technical Annex A.60: Docker Containerization for Isolated Multi-Tool EDA Execution

Verification Domain: Verification Infrastructure & DevOps | **Formal Context:** Packaging EDA tools, compilers, and regression runners into reproducible containers.

- **Hermetic Environment:** Eliminates 'works on my machine' library and glibc incompatibilities.
- **Multi-Vendor Licensing:** Safely bridges license server ports across container networks.
- **Cloud Regression Scaling:** Enables scaling to thousands of parallel AWS/GCP spot instances.
- **VeriSight Headless CLI:** Runs deterministically in CI/CD container environments.

```
# VeriSight Dockerfile Snippet
FROM ubuntu:24.04
RUN apt-get update && apt-get install -y iverilog verilator python3 python3-pip
COPY . /workspace/verisight
WORKDIR /workspace/verisight
ENTRYPOINT ["python3", "start.py"]
```

Technical Annex A.61: Tree-of-Thought (ToT) Self-Consistent Reasoning in Hardware RCA

Verification Domain: Verification AI & Reasoning Architectures | **Formal Context:** Multi-branch exploration isolating primary defect origins from secondary symptoms.

- **Branching Hypotheses:** Generates independent hypotheses (TB defect, RTL bug, Spec conflict).
- **Deterministic Scoring:** Evaluates hypotheses against VCD traces, log errors, and AST connectivity.
- **Consensus Pruning:** Discards low-confidence branches that contradict physical waveforms.
- **VeriSight Agent 1 Engine:** Achieves 95%+ root-cause classification accuracy.

```
# ToT Verification Decision Logic
scores = evaluate_branches(hypotheses, waveform_evidence, ast_rules)
best_root_cause = max(scores, key=lambda x: x.confidence)
```

Technical Annex A.62: Vector Embedding Retrieval Optimization for HDL Codebases

Verification Domain: Verification AI & Semantic Search | **Formal Context:** Chunking strategies and semantic embedding retrieval tailored for hardware code.

- **Module-Aware Chunking:** Splits code along module, task, function, and always block boundaries.
- **Cross-Reference Indexing:** Embeds signal names alongside architectural specification paragraphs.
- **ChromaDB Integration:** Maintains 11 persistent vector collections in VeriSight.
- **Sub-Second Retrieval:** Returns relevant RTL context in under 50ms.

```
# Semantic Chunking Strategy
def chunk_verilog(source_code):
# Splits by module / always block boundaries to preserve semantic context
pass
```

Technical Annex A.63: ChromaDB HNSW Index Tuning for Verilog Syntax Search

Verification Domain: Verification AI & Vector Databases | **Formal Context:** Optimizing Hierarchical Navigable Small World graphs for hardware semantic queries.

- **Distance Metric Selection:** Cosine similarity for conceptual search; L2 for exact signal matching.
- **M and efConstruction Tuning:** Balances index build time against query recall accuracy.
- **Offline Vector Persistence:** Permits instant air-gapped sovereign execution without cloud latency.
- **Multi-Modal Association:** Links PDF spec paragraphs to corresponding Verilog RTL lines.

```
# ChromaDB Collection Configuration
collection = client.create_collection(
name='verisight_rtl',
metadata={'hnsw:space': 'cosine', 'hnsw:construction_ef': 128}
)
```

Technical Annex A.64: Multi-Agent Consensus Protocol in Root Cause Arbitration

Verification Domain: Verification AI & Agent Collaboration | **Formal Context:** Orchestrating specialized agents to resolve ambiguous simulation failures.

- **Agent 1 (Triage):** Identifies failing assertions, timestamps, and error messages.
- **Agent 2 (Spec Engine):** Retrieves golden architectural requirements and expected behavior.
- **Agent 3 (RTL Analyzer):** Traces backward logic fan-in and detects physical logic flaws.
- **Consensus Arbiter:** Weights multi-agent votes into unified triage diagnostic.

```
# Multi-Agent Voting Matrix
consensus = (w_triage * v_1) + (w_spec * v_2) + (w_rtl * v_3)
```

Technical Annex A.65: AST Unified Git Patch Generation and Semantic Code Validation

Verification Domain: Verification AI & Automated Repair | **Formal Context:** Synthesizing mathematically valid patches and validating syntax in sandboxes.

- **Unified Diff Synthesis:** Generates minimal git diffs altering only defective logic lines.
- **AST Syntax Pre-Check:** Parses modified code with pyslang before committing to disk, distinguishing genuine syntax errors from missing-dependency diagnostics.
- **Sandbox Compilation:** Runs compiler (iverilog/verilator) in temporary directory.
- **Regression Safety:** Verifies failing test passes without breaking existing regression suite.

```
// Sample Unified Git Patch Output (VeriSight Fix Engine)
--- a/rtl/fifo.v
+++ b/rtl/fifo.v
@@ -42,3 +42,3 @@
-assign full = (count == DEPTH - 1);
+assign full = (count == DEPTH);
```

Technical Annex A.66: Genetic Algorithm Mutation for Constrained Random Stimulus

Verification Domain: Verification AI & Heuristic Search | **Formal Context:** Evolving testbench randomization seeds to hit elusive functional coverage holes.

- **Chromosome Representation:** Encodes transaction constraints and random seed integers.
- **Fitness Function:** Evaluates new coverage bins hit per simulation CPU second.
- **Crossover & Mutation:** Exchanges constraint weights between high-performing seeds.
- **Coverage Saturation:** Accelerates coverage closure by 5x compared to pure random.

```
# Genetic Seed Mutation Function
new_seed = mutate_constraints(parent_seed, mutation_rate=0.05)
```

Technical Annex A.67: Bayesian Coverage Directed Test Generation (CDG) Mechanics

Verification Domain: Verification AI & Bayesian Inference | **Formal Context:** Predictive modeling directing constrained random stimulus toward unhit coverage bins.

- **Prior Probability Distribution:** Initial uniform distribution over transaction parameters.
- **Posterior Update:** Updates probability distribution after each simulation trace.
- **Directed Guidance:** Focuses stimulus on boundary condition parameter regions.
- **VeriSight Plan Ingestion:** Connects directly to Live Coverage Cockpit.

```
# Bayesian Parameter Distribution Update
p_posterior = (p_likelihood * p_prior) / p_evidence
```

Technical Annex A.68: Reinforcement Learning for Finite State Machine Deep Exploration

Verification Domain: Verification AI & Reinforcement Learning | **Formal Context:** Training Q-learning agents to navigate complex multi-tier FSM transition graphs.

- **State Space Definition:** Vector of sequential register states and buffer fill levels.
- **Action Space:** Valid input transaction sequences and protocol handshake delays.
- **Reward Function:** Positive reward for discovering previously unreached FSM states.
- **Corner-Case Discovery:** Discovers hidden livelocks and unreachable trap states.

```
# Q-Learning State Update
Q[s, a] = Q[s, a] + alpha * (reward + gamma * max(Q[s_next]) - Q[s, a])
```

Technical Annex A.69: Natural Language Specification Extraction via Instruction Tuning

Verification Domain: Verification AI & NLP in Hardware | **Formal Context:** Extracting structured verification plans from unformatted PDF and Word datasheets.

- **Structural Extraction:** Identifies register tables, pinouts, and timing requirements.
- **Formal Contract Parsing:** Translates English descriptions into formal temporal assertions.
- **Cross-Reference Linking:** Builds bi-directional links between spec paragraphs and tests.
- **VeriSight Agent 2 Engine:** Powers the VeriSight Plan automated synthesis workflow.

```
# Instruction-Tuned Spec Extraction Prompt Structure
SYSTEM_PROMPT = 'Extract all register fields, protocols, and verification features...'
```

Technical Annex A.70: Semantic Anomaly Detection on Continuous Simulator Log Streams

Verification Domain: Verification AI & Log Analytics | **Formal Context:** Real-time streaming analysis detecting early warning signs in multi-gigabyte logs.

- **Stream Tokenization:** Tokenizes simulator log messages at gigabyte-per-minute speeds.
- **Entropy Tracking:** Detects repeating warning patterns signaling impending driver hang.
- **Early Termination:** Kills runaway simulations early to conserve compute farm resources.
- **VeriSight Rule 8:** Integrated into automated failure triage engine.

```
# Log Stream Anomaly Scoring
is_anomaly = entropy_tracker.update(log_line) > THRESHOLD
```

Technical Annex A.71: Automatic X-Propagation Dynamic Slicing and Flop Isolation

Verification Domain: Verification AI & Simulation Debugging | **Formal Context:** Automated isolation of unknown logic states causing silent data corruption.

- **Dynamic Back-Tracing:** Traces X values backwards in time to origin flip-flop.
- **Optimistic X-State Masking:** Distinguishes between RTL simulation bugs and real hardware bugs.
- **Reset Tree Analysis:** Identifies uninitialized registers missing from reset block.
- **VeriSight X-Tracer:** Automated in `verisight/rules/rule_x_tracer.py`.

```
# Dynamic X-State Backward Slice
failing_flops = trace_x_propagation(vcd_file, fail_timestamp, netlist)
```

Technical Annex A.72: Regression Triage Clustering via Levenshtein Trace Distances

Verification Domain: Verification AI & Regression Triage | **Formal Context:** Clustering thousands of nightly regression failures into distinct root-cause buckets.

- **Failure Signature Vectorization:** Encodes error messages, stack traces, and failing signals.
- **Levenshtein Distance Metric:** Calculates string and call-stack edit distances.
- **DBSCAN Clustering:** Groups 5,000+ failures into 3-5 unique actionable defect clusters.
- **Engineering Efficiency:** Prevents 50 engineers from debugging the identical root-cause bug.

```
# DBSCAN Failure Signature Clustering
clusters = DBSCAN(eps=0.3, min_samples=2).fit(failure_vectors)
```

Technical Annex A.73: Fast Waveform Change Anomaly Detection using 1D CNNs

Verification Domain: Verification AI & Signal Processing | **Formal Context:** Detecting subtle clock jitter, runt pulses, and bus contention in digital traces.

- **1D Convolutional Filters:** Scans digital transition sequences for anomalous pulse widths.
- **Bus Contention Detection:** Identifies overlapping active drivers on tri-state buses.
- **Zero-Annotation Training:** Trained on golden simulation traces using autoencoder architecture.
- **VeriSight Studio Display:** Highlights anomalous regions in Live Web Cockpit waveform viewer.

```
# 1D CNN Autoencoder Waveform Anomaly Detector
reconstruction_error = model.predict(waveform_tensor) - waveform_tensor
```

Technical Annex A.74: Automated SVA Property Synthesis from Waveform Trace Slices

Verification Domain: Verification AI & Property Mining | **Formal Context:** Mining invariant temporal logic properties directly from golden simulation waveforms.

- **Dynamic Invariant Mining:** Discovers consistent temporal relationships between bus signals.
- **Candidate Filtering:** Prunes vacuous and trivial properties via statistical significance tests.
- **SVA Code Generation:** Outputs synthesizable SystemVerilog assert property code blocks.
- **Testbench Enhancement:** Enhances testbench coverage without manual specification writing.

```
# Invariant Mining Rule
if always_holds(signal_A, implies, next_cycle(signal_B)):
generate_sva_property(signal_A, signal_B)
```

Technical Annex A.75: End-to-End Autonomous Hardware Verification Co-Pilot Roadmap

Verification Domain: Verification AI & Future Architectures | **Formal Context:** The architectural vision and future evolution of fully autonomous silicon verification.

- **Self-Healing Testbenches:** Testbenches that automatically adapt stimulus to close remaining coverage.
- **Continuous Formal Verification:** Real-time formal proof convergence alongside RTL synthesis.
- **Silicon-to-Software Feedback:** Post-silicon telemetry informing pre-silicon verification models.
- **VeriSight Industry Standard:** Setting the benchmark for autonomous hardware engineering.

```
// VeriSight: The Future of Autonomous Silicon Verification
// Authored by Kittu Patel (@KITTUV03) • Release v2.4 • 2026
// End of Master Technical Journal
```

VERISIGHT™ SILICON VERIFICATION COPILOT — MASTER TECHNICAL JOURNAL

Engineered & Authored by **Kittu Patel** (@KITTUV03)

All Rights Reserved • Publication Release v2.4 • October 20, 2026