

Souvik Sarkar  
18700118029  
CSE A  
Sem 4


Date: 07/10/2020

1. Based on michel J. Flynn proposed the classification of computer organization. State clear block diagram of machine configuration.

Ans → Michel J. Flynn classification of parallel computer Architecture is based on no of concurrent instruction and data ~~store~~ <sup>stream</sup> available in architecture.


i) SISD → (Single Instruction ~~Stream~~ <sup>Single</sup> Data ~~Stream~~)

A single ~~processor~~ execute a single instruction stream to operate on data stored on single memory.




ii) SIMD (Single Instruction ~~Stream~~ Multiple Data ~~Stream~~)

Type of parallel computing where multiple Processors perform same operation on different data.




## MIMD (Multiple Instruction ~~Stream~~ Multiple Data ~~Stream~~)

In MIMD multiple Control Unit is connected to a shared memory via different processor as a result different operation can be performed on different set of data independently.



## MISD (Multiple Instruction ~~Stream~~ Single Data ~~Stream~~)

Here, multiple Control Unit is connected to same memory via different processor as a result multiple process can be performed on a same data.



2. ~~Locality~~ Discuss what you understand by locality of reference with diagram.


Ans Locality of reference is the tendency of a processor to access same set of memory location again and again over a short period of time.

There are 3 types of locality of reference -


- i) Temporal locality
- ii) Spatial locality
- iii) Sequential locality.

Q. In a computer main memory is divided into blocks and cache is divided into blocks. and the size of main memory is larger than the size of cache memory as a result for the processor to access data we have to put the data in MM to cache memory but this is not possible because of size difference. So we put some of the blocks of MM to cache memory based either on space (spatial locality) or time (Temporal locality). So in spatial ~~the~~ if a word is transferred to the cache ~~now~~ then the word ~~also~~ with close proximity will be transferred as well. In Temporal if a word is accessed now then there is a high chance for the word to access again.





Temporal ~~memory~~ locality.



Spatial locality

3. A 50 MHz processor was used to execute a program with following instruction mix and clock cycle counts:

Instruction	Count	Clock
Integer arith	50,000	2
Data transfer	70,000	3
Floating arith	25,000	1
Branch	4000	2

$$CPI = \frac{\sum_{i=1}^n (\text{count}_i \times \text{clock}_i) \text{ (Total clock cycle)}}{\sum_{i=1}^n \text{count}_i \text{ (Total Instruction)}}$$

$$= \frac{(50,000 \times 2) + (70,000 \times 3) + (25,000 \times 1) + (4000 \times 2)}{50,000 + 70,000 + 25,000 + 4000}$$

$$= \frac{100000 + 210000 + 25000 + 8000}{149000}$$

$$= \frac{343000}{149000} = 2.3$$

$$MIPS = \frac{f}{CPI \times 10^6} = \frac{50 \times 10^6}{2.3 \times 10^6} = 21.74$$

$$\text{Execution time} = \text{Total clock cycle} \times \frac{1}{f}$$

$$= 343000 \times \frac{1}{50 \times 10^6} = 0.00686 \text{ sec.}$$



#### ④ Super pipeline

Dividing long stages to several shorter stages.

Only one instruction issued per cycle.

Instruction size is small.

Compatible across generation

Easier to design

#### Super scalar

Dynamically issuing multiple instruction per cycle.

$N$  instruction per cycle.

$N$  is the degree of ~~so~~ pipeline

Instruction size is small

Compatible across generation.

Complex design

#### VLIW

Combining several instruction into very long instruction.

$M$  instruction per cycle.


Instruction size is large.

Not compatible across generation.

Complex design as well as compiler is needed

5. Build  $8 \times 8$  omega network.

$8 = 2^3$  so 3 stages are there.



Each  $A_i, B_i, C_i$  is a  $2 \times 2$  switch

so for 8 inputs 4 such switch is needed in each stage.