
to Internal Assessment 2020

Souvik Sarkar 18700118029 CSE A Sem 4 Date: 07/0/2020

- 1. Based on michel J. Flynn proposed the classification of computer organization. State clean block diagram of machine configuration.
- Ans > Michel J. Flynn elassification of parallar computer architecture is based on no of concurrent instruction and clata street available in architecture.
 - i SISD → (Single Instruction Street Single Data Street)

 A single instruction street


 to operate on data Stored on single memory.



II SIMD (Single Instruction stream Multiple Data stream)


Type of parallar computing where multiple Processors

Penform same operation on different data.




MIMD (Multiple Instruction Steren Multiple Data Sterens)

In MIMD multiple Control Unit is connected to a Shared memory via different processor as a result different operation can be performed on different set of data independently.



MISD (Multiple Instruction Stream Single Data Stream)

Here, multiple Control Unit is connected to Same memory via different processor as a result multiple process Can be performed on a same data




- 2. Locality o Discuss what you understand by locality of reference with diagram.
- Ans Locality of reference is the tendency of a processor to access same set of memory location again and again over a short period of time.


There are 3 types of locality of reference -


- 1) Temporal locality
- 11) Spacial locality
- in) Sequential locality.

And eache is devided into block, and the size of main memory is larger than the size of eache memory as a result for the processor to access data we have to put the data in MM to cache memory but this is not possible because of size difference. So we put some of the blocks of MM to cache memorry based either on space (spacial locality) or time (Temporal locality).

So in special the if a word is transferred to the cache memorrher the word electrical close proximity will be transferred as well. In Temporal if a word is accessed now then there is a high chance for the word to access again.







Spacial locality

3. A 50 MHz processor was used to execute a program with following instruction mix and clock cycle counts:

Instruction	Count	Clock
Integer arith	50,000	2.
Data transfu	70,000	3
Floating arith	25,000	1
Branch	4000	2


$$= \frac{(50,000 \times 2) + (70,000) \times 3 + (25,000 \times 1) + (4000 \times 2)}{50,000 + 70,000 + 25,000 + 4000}$$

MIPS =
$$\frac{f}{\text{CPI} \times 10^6} = \frac{50 \times 10^6}{2.3 \times 10^6} = 21.74$$
.

(4) Super pipelime	Super saler	VLIW
Dividing long Stages to several shorter stages.	Pynamically issuing multiple instruction per cycle.	Combining several instruction in to very long instruction.
Only one instruction issued per cycle.	N instruction per cycle. N is the degree of so-pipeline	M imstruction per cycle,
Instruction stre	Instruction Size is	Instruction size is large.
Compatable accross	Compatable accross generation.	Not compatable accross generation,
easien to design	Complex clesism	Complex designas Well as compile is needed

5. Build 8x8 amega metwork.

8=23 so 3 stages are there.



Each Ai, Bi, Ci is a 2x2 switch

So for 8 imputs 4 such switch is meeded im each stage.