# K JITHENDRA

RTL Design Engineer at Intel | IIT Madras | NIT Puducherry | Ex-Mphasis | Exp: VLSI-4.75Y, IT-1Y +91 9489551597 | jithendra.kothakota@gmail.com | https://www.linkedin.com/in/kjithendra/

#### PROFESSIONAL EXPERIENCE

### VLSI - 4.75 YEARS, IT - 1 YEAR

- RTL Design Engineer Power Management(PM) Unit, at Intel Corporation

  Synopsis VCS MX, Verdi, SpyGlass for Lint, CDC, RDC,
  and DFT, MS Excel

  February 2022 Present
  Verilog, System Verilog, Perl, Make files,
  On Chip SB Protocol, Tcsh scripting, Git
  - Ownership of Dispatcher controller: Sequence and send power related work points to various IPs present in the GPU.
    - \* **Designed Dispatcher FSM** that sends work points to IP driver sequencers parallelly and with standardized commands so that the power management actions on the IPs are made more modular.
    - \* Implemented unit level tests for this design to check basic functional correctness.
    - \* Designed DVFS workpoint handling in Dispatcher along with firmware override capability.
    - \* Fixed identified bugs and supported validation team throughout the project life cycle.
    - \* Analyzed equivalence checks for a functional improvement in the dispatcher module to decide whether to proceed with **ECO** (Engineering change Order).
  - o Ownership of PFET Controller and Fuse Store units
    - \* Integrated FSM IP into PFET controller unit. Updated wrapper module as per the new requirements.
    - \* Added new fuses required for the latest project into fuse store unit.
    - \* **Supported** the IP integration team with dangles and ijtag integration issues. Supported the teams consuming the fuses with fuse details, mmio details, and debugs.
    - \* Learned and improved skills to work on IPs for multiple projects parallelly.
  - o Parameterization of features in PM Unit: Addition or Removal of features from the IP using parameters
    - \* Updated necessary changes in the **design flow**. **Collaborated** with Tools and Flows team to make the necessary changes in the used tools and its configurations.
    - \* **Demonstrated POC** by generating two different PM Units that have differences in their features.
    - \* Integrated into the latest project to speed up the design timeline of the project.
- Architect SoC Power Management and Reset, at Intel Corporation

  July 2020 February 2022

  Github, Microsoft Visio, Gitlab,

  Multi markdown, UML, Python, Tesh scripting, Git
  - Created High level Architecture specification(HAS) for Arbitration logic between Xtensa Micro controller and TAP logic such that the requests from the micro controller are prioritized to maximize overall performance of the micro controller.
  - Created HAS for SVID(Serial voltage ID) protocol related power management that is used by the firmware team to transition its source code base from Foxton assembly code to C++.
  - o HBM debug in Data center GPU debug
    - \* Automated various stages of HBM emulation runs like preprocessing input files, launching emulation runs for various tests in parallel, generating the statistics such as bandwidth, latency and transactions, and generating spreadsheets with summary of the finished emulation runs.
    - \* **Reduced time** required to do the above tasks by approximately 10 times.
    - \* Ran various scenarios of the workloads and generated the summary for these runs.
  - **Modelled** Adaptive clock modulation and Proportional-Integral-Derivative(PID) controller loop in python which can be used to find the best parameters that generate optimal performance.
- FPGA Design Engineer at Indigenous 5G Testbed, IIT Madras

May 2019 - June 2020

Vivado, Vivado HLS, Xilinx Zynq UltraScale+ RFSoC, Gitlab Vivado HLS, AMBA AXI, C++, Verilog, Git

- **Designed and tested Channel Decoder** module for the Uplink Receiver of 5G NR on Xilinx Zynq Ultra-Scale+ RFSoC FPGA.
- Worked on end to end design flow that includes design using Vivado HLS(High Level Synthesis), Verification using verilog testbenches, synthesis, place and route, and programming FPGA in Xilinx Vivado.
- o Integrated Channel decoder into Uplink Receiver and tested the integrated design for functional correctness.
- Supported integration team during up-revisions of the receiver.

• Associate Software Engineer at Mphasis Pvt. Ltd

July 2017 - July 2018

Full Stack Web development, Eclipse

Java, Java servlets & applets, Spring MVC, OOPs

- Researched and proposed solutions to the vulnerabilities present in Centive, an incentive application based on Java applets. These proposals are accepted for implementation. Did set up the development environment as it was developed on old software stack based on Java applets.
- Developed a basic bank web application that can be used by bank employees to carryout transactions & process customer needs, and by customers to use internet banking facilities, as part of full stack web development training in Java programming language.

## **EDUCATION**

Program	Institution	CGPA/%	<b>Completion Year</b>
M.Tech. (Microelectronics and VLSI Design)	IIT Madras	8.85	2020
B.Tech. (Electronics and Comm. Engg.)	NIT Puducherry	8.64	2017
Intermediate	Sri Vidya Vikas Jr. College Chittoor	97.7	2013
SSC	Jawahar Navodaya Vidyalaya Chittoor	8.4	2011

#### **TECHNICAL SKILLS**

• HDL : Verilog, System Verilog, Vivado HLS (High Level Synthesis).

• Programming languages: Python, Perl(intermediate), tcsh scripting, Multi Markdown, C, C++, TCL(novice),

Java(intermediate)

• Software packages : Synopsys Verdi, VCS MX, Spyglass, Git, Jira, Vivado, Vivado HLS, LTSpice,

Electric, Eclipse, MATLAB, Pytorch, Spring MVC framework

• Other : AMBA AXI Protocol, Intel's On chip SB protocol

#### **KEY PROJECTS**

# • Analysis of bigLittle systolic array design using Scale-Sim

January - June 2020

Systems Engineering for Deep Learning course

Python, Pytorch

- Implemented various big little compute clusters instead of uniform symmetric compute clusters, in Python, to increase utilization of the compute resources and to increase power to performance ratio for Deep learning applications.
- The concept of big little architectures from CPUs are used to implement in the systolic arrays used for **Deep learning**/AI accelerators.
- Hardware accelerator for Handwritten digit recognition using MNIST database

  Mapping Signal Processing Algorithms to DSP Architectures course

  January May 2019
  C++, Vivado, Vivado HLS
  - Implemented hardware accelerator for trained feed forward neural network model from KANN library on Xilinx Zynq-7000 SoC, to speed up the classification of handwritten digit images from MNIST database.
  - Achieved a speed improvement by a **factor of (1.8)**.

#### POSITIONS OF RESPONSIBILITY

- Teaching assistant Mapping signal processing algorithms to DSP architectures course August 2019 June 2020
  - o Prepared verilog testbenches and multiple choice questions for assignments.
  - o Organized quiz sessions and evaluated assignment submissions and its demonstrations by the students.
  - Demonstrated and documented assignment submission guidelines and procedure for vivado project exporting and importing.

#### EXTRA CURRICULAR AND CO-CURRICULAR ACTIVITIES

- Secured **All India Rank of 347** out of 1,25,000 candidates in GATE 2018 Electronics and Communication Engineering exam.
- Won **gold medal** in Smash Wars Volleyball tournament in Intel, held from February to March, 2023. Played as Outside hitter.
- Achieved (9-16)th position, among 260 participants, in Intel India Blitz Chess tournament, 2023.

# **ADDITIONAL**

- **Related Course work**: Systems engineering for deep learning | Computer architecture | Mapping signal processing algorithms to DSP architectures | Advanced topics in VLSI (SRAM and eDRAM)
- Hobbies: Volleyball | Gym | Foosball | Sudoku
- VISA Sponsorship: Need VISA sponsorship to work outside of India. I am an Indian.