Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Netlist extraction will create top-level circuits for circuits without connections to their parent #419

Closed
klayoutmatthias opened this issue Nov 19, 2019 · 1 comment
Assignees

Comments

@klayoutmatthias
Copy link
Collaborator

@klayoutmatthias klayoutmatthias commented Nov 19, 2019

This is for example true for filler cells without pins.

In some application this makes sense, in others not. Specifically when tracing nets, "flatten" will leave these top circuits so effectively the netlist isn't flat, but consisting of multiple top cells. For this application, non-connected cells should appear as subcircuits without connections inside their parent.

@lukasc-ubc

This comment has been minimized.

Copy link

@lukasc-ubc lukasc-ubc commented Nov 20, 2019

klayoutmatthias added a commit that referenced this issue Nov 20, 2019
The problem is solved by always producing subcircuits for cell
instances, even if there are no connections.

The netlist comparer had to be adjusted too because subcircuits
without pins were used for representing "unknown" subcircuit pairing.

In addition, this patch should lead to a better matching of
parallel subcircuit configurations where two different subcircuits
are entirely parallel.
@klayoutmatthias klayoutmatthias self-assigned this Nov 21, 2019
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
2 participants
You can’t perform that action at this time.