

ECE1003 (Digital Logic Design) Lab Report



VIT-AP UNIVERSITY

Name : Khan Mohd. Owais Raza

Reg. No. : 20BCD7138

Submitted to : Prof. Suseela Vappangi

Course : Digital Logic Design

Course Code : ECE1003

Slot : L57+L58

Experiment-1	Basic Logic Gates
Experiment-2	Half Adder, Full Adder, Half Subtractor, Full Subtractor
Experiment-3	4 Bit Binary Adder & 4 Bit Binary Subtractor
Experiment-4	MUX and DE-MUX
Experiment-5	Encoders & Decoders
Experiment-6	1, 2 ,4 Bit Comparators
Experiment-7	Flip Flops
Experiment-8	Shift Registers
Experiment-9	3 Bit Synchronous counter
Experiment-10	3 Bit Asynchronous counter

ECE1003_Digital Logic Design_L57+L58_Experiment-1

Name : Khan Mohd. Owais Raza

Reg. No. : 20BCD7138

Aim : Design and verify basic logic gates in verilog

Software used : Xilinx Vivado 2014.2

Theory :


1. AND Gate :- This gate works in the same way as the logical operator "AND". The AND gate is a circuit that performs the AND operation of the inputs. This gate has a minimum of 2 input values and an output value.

$$Y = A \text{ AND } B \text{ AND } C \text{ AND } D \dots \dots N$$

$$Y = A \cdot B \cdot C \cdot D \dots \dots N$$

$$Y = ABCD \dots \dots N$$

x	y	z
0	0	0
0	1	1
1	0	1
1	1	1




2. OR Gate :- This gate works in the same way as the logical operator "or". The OR gate is a circuit which performs the OR operation of the inputs. This gate also has a minimum of 2 input values and an output value.

$$Y = A \text{ OR } B \text{ OR } C \text{ OR } D \dots \dots N$$

$$Y = A + B + C + D \dots \dots N$$


Inputs		Output
A	B	A+B
0	0	0
0	1	1
1	0	1
1	1	1



3. NOT Gate :- The NOT gate is also called an inverter. This gate gives the inverse value of the input value as a result. This gate has only one input and one output value.

$$Y = \text{NOT } A$$

$$Y = A'$$



Input	Output
A	B
0	1
1	0

4. NAND Gate :- The NAND gate is the combination of AND gate and NOT gate. This gate gives the same result as a NOT-AND operation. This gate can have two or more than two input values and only one output value.

$$Y = A \text{ NOT AND } B \text{ NOT AND } C \text{ NOT AND } D \dots N$$

$$Y = A \text{ NAND } B \text{ NAND } C \text{ NAND } D \dots N$$

Inputs		Output
A	B	$(AB)'$
0	0	1
0	1	1
1	0	1
1	1	0




5. NOR Gate :- The NOR gate is the combination of an OR gate and NOT gate. This gate gives the same result as the NOT-OR operation. This gate can have two or more than two input values and only one output value.

$$Y = A \text{ NOT OR } B \text{ NOT OR } C \text{ NOT OR } D \dots N$$

$$Y = A \text{ NOR } B \text{ NOR } C \text{ NOR } D \dots N$$

Inputs		Output
A	B	$(AB)'$
0	0	1
0	1	0
1	0	0
1	1	0




6. XOR Gate :- The XOR gate is also known as the Ex-OR gate. The XOR gate is used in half and full adder and subtractor. The exclusive-OR gate is sometimes called as EX-OR and X-OR gate. This gate can have two or more than two input values and only one output value.

$$Y = A \text{ XOR } B \text{ XOR } C \text{ XOR } D \dots N$$

$$Y = A \oplus B \oplus C \oplus D \dots N$$

$$Y = AB' + A'B$$

Inputs		Output
A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0




7. XNOR Gate :- The XNOR gate is also known as the Ex-NOR gate. The XNOR gate is used in half and full adder and subtractor. The exclusive-NOR gate is sometimes called as EX-NOR and XNOR gate. This gate can have two or more than two input values and only one output value.

$$Y = A \text{ XNOR } B \text{ XNOR } C \text{ XNOR } D \dots N$$

$$Y = A \ominus B \ominus C \ominus D \dots N$$

$$Y = A'B' + AB$$

Inputs		Output
A	B	$A \ominus B$
0	0	1
0	1	0
1	0	0
1	1	1



I] OR Gate:

Theory : The OR gate is a digital logic gate that implements logical disjunction – it behaves according to the truth table to the right. A HIGH output (1) results if one or both the inputs to the gate are HIGH (1). If neither input is high, a LOW output (0) results.

1. Data Flow
2. Structural
3. Behavioral

x	y	z
0	0	0
0	1	1
1	0	1
1	1	1

Data Flow

Input:

```
module OR_GATE_VITAPSTUDENTSWINTER(x, y, z);
reg a, b;
wire c;
OR_GATE_VITAPSTUDENTS a1(a, b, c);
initial
begin
a=0; b=0;
#1 a=0; b=1;
#1 a=1; b=0;
#1 a=1; b=1;
end
endmodule
```

Output:



Structural



```
module OR_GATE_VITAPSTUDENTS(x, y, z);
  input x, y;
  output z;
  always @(x, z)
  begin
    if (x==1'b0 && y==1'b0)
      z=1'b0;
    else
      z=1'b1
  end
endmodule
```


Testbench :

The screenshot shows a code editor window with the following Verilog testbench code:

```
tb_OR_GATE.v *
C:/Users/admin/OR_GATE_VITAPSTUDENTSWINTER/OR_GATE_VITAPSTUDENTSWINTER.srcs/sim_1/
22
23 module tb_OR_GATE;
24 reg A, B;
25 wire Y;
26 OR_2_behavioral Instance0 (Y, A, B);
27 initial begin
28     A = 0; B = 0;
29 #1 A = 0; B = 1;
30 #1 A = 1; B = 0;
31 #1 A = 1; B = 1;
32 end
33 initial begin
34     $monitor ("%t | A = %d| B = %d| Y = %d", $time, A, B, Y);
35     $dumpfile("dump.vcd");
36     $dumpvars();
37 end
38 endmodule
39
```

Output :





III] XOR Gate:

Theory : XOR gate (sometimes EOR, or EXOR and pronounced as Exclusive OR) is a digital logic gate that gives a true (1 or HIGH) output when the number of true inputs is odd. An XOR gate implements an exclusive or; that is, a true output results if one, and only one, of the inputs to the gate is true. If both inputs are false (0/LOW) or both are true, a false output results.


```
module XOR_GATE_VITAPSTUDENTSWINTER(x, y, z);
  input x, y;
  output reg z;
  //DATA FLOW
  //assign z=x^y;
  //BEHAVIOURAL MODELING
  always @(x, y)
  begin
    if (x==1'b0 && y==1'b0)
      z=1'b0;
    if (x==1'b1 && y==1'b1)
      z=1'b0;
    else
      z=1'b1;
```

```
end  
endmodule
```

```
module tb_XOR_GATE;  
reg a, b;  
XOR_GATE_WINTERVITAP2021ST d1(a, b, c);  
initial  
begin  
a=0; b=0;  
#1 a=0; b=1;  
#1 a=1; b=0;  
#1 a=1; b=1;  
end  
endmodule
```




Testbench for XOR gate and output :



The screenshot shows a text editor window titled "tb_XOR_GATE.v *". The code is a Verilog testbench for an XOR gate. It defines a module tb_XOR_GATE with two reg inputs A and B, and one wire output Y. It contains two initial blocks. The first initial block sets both A and B to 0, then changes A to 1 while B remains 0, then changes A back to 0 while B remains 1, and finally changes both A and B to 1. The second initial block monitors the A, B, and Y signals, dumps them to a VCD file, and dumps all variables. The code ends with an endmodule statement.

```
tb_XOR_GATE.v *
C:/Users/admin/XOR_GATE_VITAPSTUDENTSWINTER/XOR_GATE_VITAPSTUDENTSWINTER.srcs/sim_
23 module tb_XOR_GATE;
24 reg A, B;
25 wire Y;
26 XOR_2_behavioral Instance0 (Y, A, B);
27 initial begin
28   A = 0; B = 0;
29   #1 A = 0; B = 1;
30   #1 A = 1; B = 0;
31   #1 A = 1; B = 1;
32 end
33 initial begin
34   $monitor ("%t | A = %d| B = %d| Y = %d", $time, A, B, Y);
35   $dumpfile("dump.vcd");
36   $dumpvars();
37 end
38 endmodule
```

Output :



NOR Gate :

Theory : The NOR gate is a digital logic gate that implements logical NOR - it behaves according to the truth table to the right. A HIGH output (1) results if both the inputs to the gate are LOW (0); if one or both input is HIGH (1), a LOW output (0) results. NOR is the result of the negation of the OR operator. It can also in some senses be seen as the inverse of an AND gate.

x	y	z
0	0	1
0	1	0
1	0	0
1	1	0

Input :





```
module tb_NOR_GATE;
reg a, b;
NOR_GATE_WINTERVITAP2021ST d1(a, b, c);
initial
begin
a=0; b=0;
#1 a=0; b=1;
```

```
#1 a=1; b=0;
#1 a=1; b=1;
end
endmodule
```

```
module NOR_GATE_VITAPSTUDENTS(x, y, z);
entity nor1 is
    Port ( x : in std_logic;
           y : in std_logic;
           z : out std_logic);
end nor1;
architecture nor11 of nor1 is
begin
    y<= x nor y;
end
endmodule
```

NOR_data_flow.v

```
C:/Users/admin/NOR_data_flow/NOR_data_flow.srsc/sources_1/new/NOR_data_flow.v
23 module NOR_data_flow(output Y, input A, B);
24 assign Y = ~(A | B);
25 endmodule
```




```
1 module NOR_Gate_behavioral_tb;
2   reg A, B;
3   wire Y;
4   NOR_2_behavioral Instance0 (Y, A, B);
5   initial begin
6     A = 0; B = 0;
7     #1 A = 0; B = 1;
8     #1 A = 1; B = 0;
9     #1 A = 1; B = 1;
10    end
11   initial begin
12     $monitor ("%t | A = %d| B = %d| Y = %d", $time, A, B, Y);
13     $dumpfile("dump.vcd");
14     $dumpvars();
15   end
16 endmodule
```

III] XNOR Gate :

Theory : The XNOR gate (sometimes ENOR, EXNOR or NXOR and pronounced as Exclusive NOR) is a digital logic gate whose function is the logical complement of the Exclusive OR (XOR) gate. The two-input version implements logical equality, behaving according to the truth table to the right, and hence the gate is sometimes called an "equivalence gate".

```
XNOR_data_flow.v *
C:/Users/admin/XNOR_data_flow/XNOR_data_flow.srcts/sources_1/verilog/XNOR_data_flow.v
23 module XNOR_data_flow(output Y, input A, B);
24 assign Y = ~(A ^ B);
25 endmodule
26
```


```
ve testbench_XNOR_gate.v * x
C:/Users/admin/testbench_XNOR_gate/testbench_XNOR_gate.srscsim_1/new/testbench_XNOR_gat
20 //////////////////////////////////////////////////////////////////
21
22
23 module testbench_XNOR_gate;
24 reg A, B;wire Y;
25 XNOR_2_behavioral Instance0 (Y, A, B);
26 initial begin
27     A = 0; B = 0;
28     #1 A = 0; B = 1;
29     #1 A = 1; B = 0;
30     #1 A = 1; B = 1;
31 end
32 initial begin
33     $monitor ("%t | A = %d| B = %d| Y = %d", $time, A, B, Y);
34     $dumpfile("dump.vcd");
35     $dumpvars();
36 end
37 endmodule
38 |
```






IV] AND Gate :


Theory : The AND gate is a basic digital logic gate that implements logical conjunction - it behaves according to the truth table to the right. A HIGH output (1) results only if all the inputs to the AND gate are HIGH (1). If none or not all inputs to the AND gate are HIGH, LOW output results. The function can be extended to any number of inputs.

```
module tb_AND_GATE;
reg a, b
wire c;
AND_GATE_WINTERVITAP2021ST d1(a, b, c);
initial
begin
a=0; b=0;
#1 a=0; b=1;
#1 a=1; b=0;
#1 a=1; b=1;
end
endmodule
```



```
tb_and_gate_winter_2021.v
C:/Users/admin/and_logic_gate_2021/and_logic_gate_2021.srscs/sim_1/new/tb_and_gate_winte
23 module tb_and_gate_winter_2021;
24 reg A, B;
25 wire Y;
26 AND_2_behavioral Indtance0 (Y, A, B);
27 initial begin
28     A = 0; B = 0;
29 #1 A = 0; B = 1;
30 #1 A = 1; B = 0;
31 #1 A = 1; B = 1;
32 end
33 initial begin
34     $monitor ("%t | A = %d| B = %d| Y = %d", $time, A, B, Y);
35     $dumpfile("dump.vcd");
36     $dumpvars();
37 end
38 endmodule
```





V] NAND Gate :

Theory : NAND gate (NOT-AND) is a logic gate which produces an output which is false only if all its inputs are true; thus its output is complement to that of an AND gate. A LOW (0) output results only if all the inputs to the gate are HIGH (1); if any input is LOW (0), a HIGH (1) output results.

NAND_Gate.v *

```
C:/Users/admin/NAND_Gate/NAND_Gate.srcts/sources_1/new/NAND_
23 module NAND_Gate(output Y, input A, B);
24 assign Y = ~(A & B);
25 endmodule
26
```

testbench_NAND_Gate.v * X



C:/Users/admin/NAND_Gate/NAND_Gate.srscs/sim_1/new/testbench_NAND_Gate.v

```
22
23 module testbench_NAND_Gate;
24 reg A, B;
25 wire Y;
26 NAND_2_behavioral Instance0 (Y, A, B);
27 initial begin
28     A = 0; B = 0;
29     #1 A = 0; B = 1;
30     #1 A = 1; B = 0;
// 31     #1 A = 1; B = 1;
32 end
33 initial begin
34     $monitor ("%t | A = %d| B = %d| Y = %d", $time, A, B, Y);
35     $dumpfile("dump.vcd");
36     $dumpvars();
37 end
38 NAND_Gate
39 endmodule
40
```

NAND_GATE_Behavioural.v

C:/Users/admin/NAND_GATE_Behavioural/NAND_GATE_Behavioural.srscs/sim_1/new/NAND_GATE_Be


```
23 module NAND_GATE_Behavioural(output reg Y, input A, B);
24 always @ (A or B) begin
25     if (A == 1'b1 & B == 1'b1) begin
26         Y = 1'b0;
27     end
28     else
29         Y = 1'b1;
30 end
// 31 endmodule
32
```







VII] NOT Gate :

```
NOT_Gate_2021.v *
C:/Users/admin/NOT_Gate_2021/NOT_Gate_2021.srcs/sources_1
23 module NOT_Gate_2021(output Y, input A);
24 assign Y = ~A;
25 endmodule
26
```




```
testbench_NOT_Gate_2021.v
C:/Users/admin/NOT_Gate_2021/NOT_Gate_2021.srcs/sim_1/new/testbench_1
23 module testbench_NOT_Gate_2021;
24 reg A;wire Y;
25 NOT_behavioral Instance0 (Y, A);
26 initial begin
27     A = 0;
28     #1 A = 1;
29     #1 A = 0;
30 endinitial begin
//    $monitor ("%t | A = %d| Y = %d", $time, A, Y);
32     $dumpfile("dump.vcd");
33     $dumpvars();
34 end
35 NOT_Gate_2021
36 endmodule
37
```








OUTPUT (XNOR gate):




OUTPUT (NOT gate_Testbench, Data Flow, Behavioural) :








AND Gate (Circuit diagram):




OR Gate (Circuit diagram):




NOR Gate (Circuit diagram):



XNOR Gate (Circuit diagram):




NOT Gate (Circuit diagram):




NAND Gate (Circuit diagram):




XOR Gate (Circuit diagram):




Output for OR gate (Using EDA playground) :




Output for AND gate (Using EDA playground) :



Output for NOR gate (Using EDA playground) :




Output for NAND gate (Using EDA playground) :



Output for NOT gate (Using EDA playground) :



Output for XOR gate (Using EDA playground) :



ECE1003_Digital Logic Design_L57+L58_Experiment-2

Name : Khan Mohd. Owais Raza

Registration No. : 20BCD7138

Aim: Design Half Adder, Half Subtractor, Full Adder, Full Subtractor

Software Used : Xilinx Vivado 2014.2

Theory :



Half Adder :- The Half-Adder is a basic building block of adding two numbers as two inputs and produce out two outputs. The adder is used to perform OR operation of two single bit binary numbers. The **augent** and **addent** bits are two input states, and 'carry' and 'sum' are two output states of the half adder.

Inputs			Outputs	
A	B	C _{in}	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

1. 'A' and 'B' are the input variables. These variables represent the two significant bits which are going to be added
2. 'C_{in}' is the third input which represents the carry. From the previous lower significant position, the carry bit is fetched.
3. The 'Sum' and 'Carry' are the output variables that define the output values.
4. The eight rows under the input variable designate all possible combinations of 0 and 1 that can occur in these variables.

$$\text{Sum} = x'y'z + x'yz + xy'z + xyz$$

$$\text{Carry} = xy + xz + yz$$



Full Adder :- Full Adder is the adder which adds three inputs and produces two outputs. The first two inputs are A and B and the third input is an input carry as C-IN. The output carry is designated as C-OUT and the normal output is designated as S which is SUM.


A full adder logic is designed in such a manner that can take eight inputs together to create a byte-wide adder and cascade the carry bit from one adder to the another.

Logical Expression for SUM:

$$\begin{aligned}
 &= A' B' (C\text{-IN}) + A' B (C\text{-IN})' + A B' (C\text{-IN})' + A B (C\text{-IN}) \\
 &= (C\text{-IN}) (A' B' + A B) + (C\text{-IN})' (A' B + A B') \\
 &= (C\text{-IN}) \text{ XOR } (A \text{ XOR } B)
 \end{aligned}$$

Logical Expression for C-OUT:

$$\begin{aligned}
 &A' B (C\text{-IN}) + A B' (C\text{-IN}) + A B (C\text{-IN})' + A B (C\text{-IN}) \\
 &= A B + B (C\text{-IN}) + A (C\text{-IN})
 \end{aligned}$$




Half Subtractor :- The half subtractor is also a building block for subtracting two binary numbers. It has two inputs and two outputs. This circuit is used to subtract two single bit binary numbers A and B. The 'diff' and 'borrow' are two output states of the half subtractor.

The SOP form of the Diff and Borrow is as follows:

$$\text{Diff} = A'B + AB'$$

$$\text{Borrow} = A'B$$




- A' and 'B' are the input variables whose values are going to be subtracted.
- The 'Diff' and 'Borrow' are the variables whose values define the subtraction result, i.e., difference and borrow.
- The first two rows and the last row, the difference is 1, but the 'Borrow' variable is 0.
- The third row is different from the remaining one. When we subtract the bit 1 from the bit 0, the borrow bit is produced.

Half Subtractor :- A full subtractor is a combinational circuit that performs subtraction of two bits, one is minuend and other is subtrahend, taking into account borrow of the previous adjacent lower minuend bit. This circuit has three inputs and two outputs. The three inputs A, B and Bin, denote the minuend, subtrahend, and previous borrow, respectively. The two outputs, D and Bout represent the difference and output borrow, respectively.

$$\begin{aligned}
 D &= A'B'Bin + A'BBin' + AB'Bin' + ABBin \\
 &= Bin(A'B' + AB) + Bin'(AB' + A'B) \\
 &= Bin(A \text{ XNOR } B) + Bin'(A \text{ XOR } B) \\
 &= Bin(A \text{ XOR } B)' + Bin'(A \text{ XOR } B) \\
 &= Bin \text{ XOR } (A \text{ XOR } B) \\
 &= (A \text{ XOR } B) \text{ XOR } Bin
 \end{aligned}$$

$$\begin{aligned}
 Bout &= A'B'Bin + A'BBin' + A'BBin + ABBin \\
 &= A'B'Bin + A'BBin' + A'BBin + A'BBin + A'BBin + ABBin \\
 &= A'Bin(B + B') + A'B(Bin + Bin') + BBin(A + A') \\
 &= A'Bin + A'B + BBin
 \end{aligned}$$

$$D = X \oplus Y \oplus B_{in}$$



Name : Khan Mohd. Owais Raza
Registration No. : 20BCD7138

Aim: Design Half Adder, Half Subtractor, Full Adder, Full Subtractor
Software Used : Xilinx Vivado 2014.2

HALF ADDER :

Theory : The addition of 2 bits is done using a combination circuit called Half adder. The input variables are augend and addend bits and output variables are sum & carry bits. A and B are the two input bits.

Truth Table:-

a	b	sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Input:-

```
module HalfAdder_ECE1003_DLD(a, b, sum, carry);
input a, b;
output sum, carry;
reg sum, carry;
always @ (a,b)
begin
if (a==1'b0 && b==1'b0)
begin
sum=0;
carry=0;
end
else if ((a==1'b0 && b==1'b1) || (a==1'b1 && b==1'b0))
begin
sum=1'b0;
carry=1'b1;
end
endmodule
```

The screenshot shows a text editor window titled "HalfAdder_ECE1003_Lab.v". The code is a Verilog module definition:

```
23 module HalfAdder_ECE1003_Lab(i_bit1,i_bit2,o_sum,o_carry); ^  
24   input i_bit1;  
25   input i_bit2;  
26   output o_sum;  
27   output o_carry;  
28  
29   assign o_sum = i_bit1 ^ i_bit2;  
30   assign o_carry = i_bit1 & i_bit2;  
31  
32 endmodule
```



Testbench :

The screenshot shows a text editor window titled "testbench_HalfAdder_ECE1003.v". The code is a Verilog testbench module:


```
23 module testbench_HalfAdder_ECE1003; ^  
24  
25   reg r_bit1 = 0;  
26   reg r_bit2 = 0;  
27   wire w_sum;  
28   wire w_carry;  
29  
30   half_adder half_adder_inst  
31   ( ^  
32     .i_bit1(r_BIT1),  
33     .i_bit2(r_BIT2),  
34     .o_sum(w_SUM),  
35     .o_carry(w_CARRY)  
36   );  
37  
38   initial  
39   begin  
40     r_bit1 = 1'b0;  
41     r_bit2 = 1'b0;  
42     #10;  
43     r_bit1 = 1'b0;  
44     r_bit2 = 1'b1;  
45     #10;  
46     r_bit1 = 1'b1;  
47     r_bit2 = 1'b0;  
48     #10;  
49     r_bit1 = 1'b1;  
50     r_bit2 = 1'b1;  
51     #10;  
52   end  
53 endmodule
```

Output :-





Circuit diagram for half adder :



FULL ADDER :

Theory : A full adder gives the number of 1s in the input in binary representation. A full adder adds binary numbers and accounts for values carried in as well as out. A one-bit full-adder adds three one-bit numbers, often written as A, B, and Cin; A and B are the operands, and Cin is a bit carried in from the previous less-significant stage.

a	b	c	sum	carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

```
module FullAdder_ECE1003_DLD(a, b, sum, carry);
input a, b, c;
output sum, carry;
assign sum=(a^b)^c;
assign carry= ((a & b) | (b & c) | (a & c));
endmodule
```

```
module testbench_FullAdder_ECE1003;
reg a, b, c;
wire sum, carry;
FullAdder_ECE1003 bl(a, b, c, sum, carry);
initial
begin
a= 1'b0; b=1'b0; c=1'b0;
#1 a= 1'b0; b=1'b0; c=1'b1;
#1 a= 1'b0; b=1'b1; c=1'b0;
#1 a= 1'b0; b=1'b1; c=1'b1;
#1 a= 1'b1; b=1'b0; c=1'b0;
#1 a= 1'b1; b=1'b0; c=1'b1;
```


```


#1 a= 1'b1; b=1'b1; c=1'b0;
#1 a= 1'b1; b=1'b1; c=1'b1;
end
endmodule

```

Output :-








HALF SUBTRACTOR :

Theory : The Half Subtractor is digital circuit which processes the subtraction of two 1-bit numbers. In this, the two numbers involved are termed as subtrahend and minuend.

a	b	x	y
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0


```
HalfSubtractor_ECE1003.v *
C:/Users/admin/HalfSubtractor_ECE1003/HalfSubtractor_ECE1003.srcs/sources_1/new/HalfSubtractor_EC
22
23 module HalfSubtractor_ECE1003(input_a, input_b, output_x, output_y);
24 input a;
25 input b;
26 output x;
27 output y;
28 wire a;
29 xor(different,a,b);
// 30 not(a_,a_);
31 and(borrow,a_,b);
32 end
33 endmodule
```

Testbench for Half Subtractor :




```
testbench_HalfSubtractor_ECE1003.v *
C:/Users/admin/HalfSubtractor_ECE1003/HalfSubtractor_ECE1003.srcs/sim_1/new/testbench_HalfSubtractor
23 module testbench_HalfSubtractor_ECE1003;
24 wire D, B;
25 reg X, Y;
26 Half_Subtractor_2 Instance0 (D, B, X, Y);
27 initial begin
28     X = 0; Y = 0;
29 #1 X = 0; Y = 1;
30 #1 X = 1; Y = 0;
31 #1 X = 1; Y = 1;
32 end
33 initial begin
34     $monitor ("%t, X = %d| Y = %d| B = %d| D = %d", $time, X, Y, B, D);
35     $dumpfile("dump.vcd");
36     $dumpvars();
37 end
38 endmodule
```

Data flow modelling :



```
HalfSubtractor_ECE1003.v
C:/Users/admin/HalfSubtractor_ECE1003/HalfSubtractor_ECE1003.srcs/sources_1/new/HalfSubtractor_ECE1003.v
22
23 module HalfSubtractor_ECE1003(input_a, input_b, output_diff, output_borrow);
24 output diff ;
25 output borrow ;
26
27 input a ;
28 input b ;
29
// 30 assign diff = a ^ b;
31 assign borrow = (~a) & b;
32
33 endmodule
```

Circuit diagram :



FULL SUBTRACTOR :

a	b	c	x	y
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1


```
module ECE1003_FullSubtractor(a, b, c, x, y);
input a;
input b;
input c;
output x;
output y;
wire d,e,f;
xor(difference,a,b,c);
and(d,~a,b);
and(e,b,c);
and(f,~a,c);
or(borrow,d,e,f);
endmodule
```

```




module testbench_FullSubtractor_ECE1003;
reg a;
reg b;
reg c;
wire borrow;
wire difference;
initial
begin
#10 a=1'b0;b=1'b0;c=1'b0;
#10 a=1'b0;b=1'b0;c=1'b1;
#10 a=1'b0;b=1'b1;c=1'b0;
#10 a=1'b0;b=1'b1;c=1'b1;
#10 a=1'b1;b=1'b0;c=1'b0;
#10 a=1'b1;b=1'b0;c=1'b1;
#10 a=1'b1;b=1'b1;c=1'b0;
#10 a=1'b1;b=1'b1;c=1'b1;
end
endmodule




```

Circuit diagram for full subtractor :






Output (Half Adder) :







Output (Half Subtractor):



Output Full Subtractor (Using EDA playground) :



NAME : KHAN MOHD. OWAIS RAZA
REGISTRATION NO. : 20BCD7138

Aim: Designing binary adders and subtractors
Software used : Xilinx Vivado 2014.2

(I) 4-Bit Binary Adder:

Structural :-

```
module BinaryAdder_ECE1003(a, b, cin, sum, cout);
    input [3:0]a, b;
    input cin;
    output [3:0]sum;
    output cout;
    wire c0,c1,c2;
    FullAdder_ECE1003 fa1(a[0], b[0], cin, s[0], c0);
    FullAdder_ECE1003 fa2(a[1], b[1], c0, s[1], c1);
    FullAdder_ECE1003 fa3(a[2], b[2], c1, s[2], c2);
    FullAdder_ECE1003 fa4(a[3], b[3], c2, s[3],cout);
endmodule
```

```
module testbench_BinaryAdder_ECE1003;
    reg [3:0]a, b;
    input cin;
    output [3:0]sum;
    output cout;
    wire c0,c1,c2;
    FullAdder_ECE1003 fa1(a[0],b[0],cin,sum[0],c0);
    FullAdder_ECE1003 fa2(a[1],b[1],c0,sum[1],c1);
    FullAdder_ECE1003 fa3(a[2],b[2],c1,sum[2],c2);
    FullAdder_ECE1003 fa4(a[3],b[3],c2,sum[3],cout);
endmodule
```

```

module testbench_BinaryAdder_ECE1003;
reg [3:0]a, b;
reg cin;
wire [3:0]sum;
wire cout;
BinaryAdder_ECE1003 a1(a, b, sum, cout);
initial
begin
a=4'b0000; b=4'b0000; cin=1'b0;
#10 a=4'b0001; b=4'b0001; cin=1'b0;
#10 a=4'b0010; b=4'b0010; cin=1'b0;
#10 a=4'b0011; b=4'b0011; cin=1'b0;
#10 a=4'b0101; b=4'b0101; cin=1'b0;
#10 a=4'b1111; b=4'b1111; cin=1'b0;
end
endmodule

```


Behavioural :-

```

module FullAdder_ ECE1003(a,b,cin,sum,cout);
input [3:0]a,b;
input cin;
output wire [3:0]sum;
output wire cout;
wire [4:0]temp;
assign temp=a+b+cin;
assign sum=temp[3:0];
assign cout=temp[4];
endmodule

```

Circuit Diagram for 4-Bit binary adder :



Truth table for 4-Bit binary adder:

a	b	cin	sum	cout
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1

(II) 4-Bit Binary Subtractor:





A	B	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0


A	B	Bin	Difference	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

```
module BinarySubtractor_ECE1003(a, b, cin, sum, cout);
input [3:0]a, b;
input cin;
output [3:0]sum;
output cout;
wire c0,c1,c2;
FullSubtractor_ECE1003 fa1(a[0],~b[0], cin, s[0], c0);
FullSubtractor_ECE1003 fa2(a[1],~b[1], c0, s[1], c1);
FullSubtractor_ECE1003 fa3(a[2],~b[2], c1, s[2], c2);
FullSubtractor_ECE1003 fa4(a[3],~b[3], c3, s[3],cout);
endmodule
```





```
module testbench_FullSubtractor_ECE1003;
reg [3:0]a, b;
input cin;
output [3:0]sum;
output cout;
wire c0,c1,c2;
FullSubtractor_ECE1003 fa1(a[0],~b[0],cin,sum[0],c0);
FullSubtractor_ECE1003 fa2(a[1],~b[1],c0,sum[1],c1);
FullSubtractor_ECE1003 fa3(a[2],~b[2],c1,sum[2],c2);
FullSubtractor_ECE1003 fa4(a[3],~b[3],c2,sum[3],cout);
endmodule
```

Output (For 4 bit binary adder) :







Output (For 4 bit binary subtractor) :



Output for 4 bit adder (Using EDA playground) :



Output for 4 bit subtractor (Using EDA playground) :



ECE1003_Digital Logic Design_L57+L58_Experiment-4

Name : Khan Mohd. Owais Raza

Reg. No. : 20BCD7138



Aim : Design 1:4 Multiplexers (MUX) and 1:4 De-Multiplexers (DEMUX)

Software used : Xilinx Vivado 2014.2

Theory : Multiplexer means many into one. A multiplexer is a circuit used to select and route any one of the several input signals to a single output. A simple example of an non-electronic circuit of a multiplexer is a single pole multi-position switch. Multi-position switches are widely used in many electronics circuits. However, circuits that operate at high speed require the multiplexer to be automatically selected. A mechanical switch cannot perform this task efficiently. Therefore, multiplexer is used to perform high speed switching are constructed of electronic components. Multiplexers can handle two type of data i.e., analog and digital. For analog application, multiplexer are built using relays and transistor switches. For digital application, they are built from standard logic gates.


4:1 MUX :- It has four data inputs $I_3, I_2, I_1 & I_0$, two selection lines $s_1 & s_0$ and one output Y .

$$Y = S_1'S_0'I_0 + S_1'S_0I_1 + S_1S_0I_2 + S_1S_0I_3$$



1:4 DE-MUX :- Demultiplexer performs the reverse operation of the multiplexer i.e. it takes a single output and can guide that single output through many outputs. The output to which the input signal is to be passed is decided by the control logic. The control logic can be manipulated by changing the value of the control signal. Thus, it is termed as the demultiplexer as it takes one input and generates several outputs.

The 1:4 Demultiplexer consists of 1 input signal, 2 control signals and 4 output signals. The number of the output signal is always decided by the number of the control signal and vice versa. There are 1 NOT gates through which control signals are passed, and 4 AND gates, which decides or control the output. The combination of the input signal along with control signals will decide that the output through which input signal will pass through.



NAME: Khan Mohd. OWAIS RAZA
REGISTRATION NO. : 20BCD7138

Aim: Design 1:4 Multiplexers and 1:4 De-Multiplexers
Software used : Xilinx Vivado 2014.2


Multiplexer (MUX):

I) Testbench :-

```
module tb_mu;
reg i0, i1, i3, s0, s1;
wire z;
mu_vi a1(i0, i1, i2, i3, s0, s1, z);
initial
begin
i0=1'b0; i1=1'b1; i2=1'b0; i3=1'b1;
s0=1'b0; s1=1'b0;
#10 s0=1'b0; s1=1'b1;
#10 s0=1'b1; s1=1'b0;
#10 s0=1'b1; s1=1'b1;
end
endmodule
```

Output :





II) Data Flow Modelling :

```
module multiplexer_ECE1003(a,b,c,d,s0,s1,y);
input a,b,c,d,s0,s1;
output y;
wire i1,i2,i3,i4,i5,i6;
assign i1=~s0;
assign i2=~s1;
assign i3=i1 & i2 & a;
assign i4=i1 & s1 & b;
assign i5=s0 & i2 & c;
assign i6=s0 & s1 & d;
assign y=i3|i4|i5|i6;
endmodule
```

III) Behavioral Modelling :

```
module multiplexer_ECE1003(a,b,c,d,s0,s1,y);
input a,b,c,d,s0,s1;
output y;
reg y;
always @(a or b or c or d or s0 or s1);


begin
if(s0==0 & s1==0)
y=a;
else if(s0==0 & s1==1)
y=b;
else if(s0==1 & s1==0)
y=c;
else
begin
y=d;
end
endmodule
```

IV) Structural Modelling :

```
module Multiplexer_Structural_ECE1003(a,b,c,d,s0,s1,y);
input a,b,c,d,s0,s1;
output y;
wire i1,i2,i3,i4,i5,i6;
not(i1,s0);
not(i2,s1);
and(i3,i1,i2,a);
and(i4,i1,s1,b);
and(i5,s0,i2,c);
and(i6,s0,s1,d);
or(y,i3,i4,i5,i6);
end
endmodule
```

Circuit Diagram & Truth table:

S0	S1	Y
0	0	I0
0	1	I1
1	0	I2
1	1	I3



Demultiplexer (DEMUX) :

I) Testbench

```
module testbench_Demux_ECE1003(input_a, sel, output_y);
input a_in;
input [1:0] sel;
output [3:0] y_out;
reg [3:0] y_out;
always @(a_in, sel)
begin
case (sel)
2'b00:begin y_out[0]=a_in; y_out[1]= 1'b0;
y_out[2]= 1'b0;y_out[3]=1'b0; end
2'b01: begin y_out[0]= 1'b0;y_out[1]=a_in;
y_out[2]= 1'b0;y_out[3]=1'b0; end
2'b10: begin y_out[0]= 1'b0;y_out[1]=1'b0;
y_out[2]=a_in; y_out[3]=1'b0; end
2'b11: begin y_out[0]= 1'b0; y_out[1]= 1'b0;
y_out[2]=1'b0;y_out[3]=a_in; end
default: y_out=3'b000;
end
endmodule
```

II) Behavioural Modeling

```
module demux_ECE1003_output_Y, input_A, din);
always @ (Y, A) begin
case (A)
2'b00 : begin Y[0] = din; Y[3:1] = 0;
2'b01 : begin Y[1] = din; Y[0] = 0;
2'b10 : begin Y[2] = din; Y[1:0] = 0;
2'b11 : begin Y[3] = din; Y[2:0] = 0;
end
endmodule
```

III) Data Flow Modelling

```
module demux_ECE1003_DataFlow( din ,x ,y ,a ,b ,c ,d );
output a ;
output b ;
output c ;
output d ;

input din ;
input x ;
input y ;



assign a = din & (~x) & (~y);
assign b = din & (~x) & y;
assign c = din & x & (~y);
assign d = din & x & y;



end
endmodule
```

Truth Table:

S0	S1	D0	D1	D2	D3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1


Output (For 1:4 MUX) :










Output (For 4:1 DEMUX) :







ECE1003_Digital Logic Design_L57+L58_Experiment-5

Name : KHAN MOHD. OWAIS RAZA

Reg. No. : 20BCD7138

Aim : Design and verify encoders and decoders in verilog



Software used : Xilinx Vivado 2014.2

Theory :

Decoder:- The 3 to 8 line decoder is also known as **Binary to Octal Decoder**. In a 3 to 8 line decoder, there is a total of eight outputs, i.e., $Y_0, Y_1, Y_2, Y_3, Y_4, Y_5, Y_6$, and Y_7 and three outputs, i.e., A_0, A_1 , and A_2 . This circuit has an enable input 'E'. Just like 2 to 4 line decoder, when enable 'E' is set to 1, one of these four outputs will be 1.

Enable	INPUTS			Outputs								
	E	A_2	A_1	A_0	Y_7	Y_6	Y_5	Y_4	Y_3	Y_2	Y_1	Y_0
0	x	x	x		0	0	0	0	0	0	0	0
1	0	0	0		0	0	0	0	0	0	0	1
1	0	0	1		0	0	0	0	0	0	1	0
1	0	1	0		0	0	0	0	0	1	0	0
1	0	1	1		0	0	0	0	1	0	0	0
1	1	0	0		0	0	0	1	0	0	0	0
1	1	0	1		0	0	1	0	0	0	0	0
1	1	1	0		0	1	0	0	0	0	0	0
1	1	1	1		1	0	0	0	0	0	0	0


$$\begin{aligned}
 Y_0 &= A_0 \cdot A_1 \cdot A_2' ; Y_1 = A_0 \cdot A_1' \cdot A_2' ; Y_2 = A_0' \cdot A_1 \cdot A_2' ; Y_3 = A_0 \cdot A_1 \cdot A_2' ; Y_4 = A_0' \cdot A_1' \cdot A_2 ; \\
 Y_5 &= A_0 \cdot A_1' \cdot A_2 ; Y_6 = A_0' \cdot A_1 \cdot A_2 ; Y_7 = A_0 \cdot A_1 \cdot A_2
 \end{aligned}$$



Encoder :- The 8 to 3 line Encoder is also known as Octal to Binary Encoder. In 8 to 3 line encoder, there is a total of eight inputs, i.e., $Y_0, Y_1, Y_2, Y_3, Y_4, Y_5, Y_6$, and Y_7 and three outputs, i.e., A_0, A_1 , and A_2 . In 8-input lines, one input-line is set to true at a time to get the respective binary code in the output side.

INPUTS								OUTPUTS		
Y_7	Y_6	Y_5	Y_4	Y_3	Y_2	Y_1	Y_0	A_2	A_1	A_0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

$$A_2 = Y_4 + Y_5 + Y_6 + Y_7 ; A_1 = Y_2 + Y_3 + Y_6 + Y_7 ; A_0 = Y_7 + Y_5 + Y_3 + Y_1 ;$$



Name : Khan Mohd. Owais Raza

Registration No. : 20BCD7138

Aim: Design and Verify Decoders and Encoders


Software used : Xilinx Vivado 2014.2

I] 3*8 Decoder

1) Truth Table :

I0	I1	I2	Z0	Z1	Z2	Z3	Z4	Z5	Z6	Z7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

2) Circuit Diagram:



3) Data Flow:

```
module_decoder(i0,i1,i2,z0,z1,z2,z3,z4,z5,z6,z7)
input i2,i1,i0;
output z0,z1,z2,z3,z4,z5,z6,z7;
z0=(~i[2])&(~i[1])&(~i[0]);
assign z[1]=(~i[2])&(~i[1])&(i[0]);
assign z[2]=(~i[2])&(i[1])&(~i[0]);
assign z[3]=(~i[2])&(i[1])&(i[0]);
assign z[4]=(i[2])&(~i[1])&(~i[0]);
assign z[5]=(i[2])&(~i[1])&(i[0]);
assign z[6]=(i[2])&(i[1])&(~i[0]);
assign z[7]=(i[2])&(i[1])&(i[0]);
endmodule
```

4) Testbench:

```
module_vitapstudents_tb_decoder;
reg i2,i1,i0
wire z0,z1,z2,z3,z4,z5,z6,z7;
decoder a1(i2,i1,i0,z0,z1,z2,z3,z4,z5,z6,z7);
initial
begin
i2=1'b0;i1=1'b0;i0=1'b0;
#10 i2=1'b0;i1=1'b0;i0=1'b1;
#10 i2=1'b0;i1=1'b1;i0=1'b0;
#10 i2=1'b0;i1=1'b1;i0=1'b1;
#10 i2=1'b1;i1=1'b0;i0=1'b0;
#10 i2=1'b1;i1=1'b0;i0=1'b1;
#10 i2=1'b1;i1=1'b1;i0=1'b0;
#10 i2=1'b1;i1=1'b1;i0=1'b1;
end
endmodule
```

II] 8*3 Encoder

1) Truth table

I0	I1	I2	I3	I4	I5	I6	I7	Z2	Z1	Z0
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

2) Testbench:

```
module vitapstudents_tb_encoder
reg i1,i2,i3,i4,i5,i6,i7;
wire z0,z1,z2;
encoder a1(i1,i2,i3,i4,i5,i6,i7,z0,z1,z2);
initial
begin
i1=1'b1; i2=1'b0; i3=1'b0; i4=1'b0; i5=1'b0; i6=1'b0;
i7=1'b0;

#10 i1=1'b0; i2=1'b1; i3=1'b0; i4=1'b0; i5=1'b0;
i6=1'b0; i7=1'b0;

#10 i1=1'b0; i2=1'b0; i3=1'b1; i4=1'b0; i5=1'b0;
i6=1'b0; i7=1'b0;


#10 i1=1'b0; i2=1'b0; i3=1'b0; i4=1'b1; i5=1'b0;
i6=1'b0; i7=1'b0;



end
endmodule
```



3) Data Flow :


```
module encoder(i1,i2,i3,i4,i5,i6,i7,z0,z1,z2);
input i1,i2,i3,i4,i5,i6,i7;
output z0,z1,z2;
assign z2=i4|i5|i6|i7;
assign z3=i2|i3|i6|i7;
assign z3=i1|i3|i6|i7;
end
endmodule
```



OUTPUT (Encoder) :
























Name : KHAN MOHD. OWAIS RAZA

Reg. No. : 20BCD7138

Aim : Design comparators in verilog


Software used : Xilinx Vivado 2014.2

I] 1-Bit Comparator :

1) Truth Table :

a	b	$a > b$	$a = b$	$a < b$
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

2) Circuit Diagram :



3) Structural:

```

module vitapstudents_1BitComparator;
input(a, b); output (lower, equal, greater);
wire s1, s2;
not x1(s1, a);
not x2(s2, b);
and x3(lower,s1, b);
and x4(greater,s2, a);
xnor x5(equal, a, b);
endmodule
  
```

4) Data Flow :

```
module comparator_1bit ( a ,b ,equal ,greater ,lower );
equal ;
output greater ;
output lower ;
input a ;
input b ;
assign equal = a ^ (~b);
assign lower = (~a) & b;
assign greater = a & (~b);
```

5) Testbench:

```
module tb_1BitComparator(a, b, greater, equal, lower);
initial begin // Initialize Inputs
a = 0;b = 0; // Wait 100 ns to finish
#100;
#100; a=0;b=1;
#100; a=1;b=0;
#100; a=1;b=1;
end
endmodule
```

6) Behavioural :

```
module 1BitComparator_(a,b,equal,greater,lower);
input a, b;
output reg equal,greater,lower;
always @ (a,b)
begin
if(a==b)
(equal,greater,lower)=3'b100;
else if(a>b)
(equal,greater,lower)=3'b010;
else if(a<b)
(equal,greater,lower)=3'b001;
else
(equal,greater,lower)=3'b000;
```


```
end  
endmodule
```

II] 2-Bit Comparator :

1) Truth Table :

a1	a0	b1	b0	A<B	A=B	A>B
0	0	0	0	0	0	1
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	1	0
0	1	0	1	0	0	1
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	1	0
1	0	0	1	0	1	0
1	0	1	0	0	0	1
1	0	1	1	1	0	0
1	1	0	0	0	1	0
1	1	0	1	0	1	0
1	1	1	0	0	1	0
1	1	1	1	0	1	1

2) Circuit diagram:



3) Data Flow :

```
module 2BitComparator(a,b,x,y,z);
input (a,b);
output (x,y,z);
assign x=(~a)&b;
assign y=a&(~b);
assign z=(~a)&(~b) | (a&b);
end
endmodule
```

4) Gate level :

```
module 2BitComparator_(a0,a1,b0,b1,f0,f1,f2);
input a0,a1,b0,b1;
output f0,f1,f2;
wire x,y,u,v,p,q,r,j,k,c,f,g;
not(x,a0);
not(y,a1);
not(u,b0);
not(v,b1);
and(p,x,y,b0);
and(q,x,b0);
and(r,b0,b1,y);
or(f0,p,q,r);
and(j,a1,b1);
and(k,y,v);
or(f1,j,k);
and(c,a1,u,v);
and(f,a0,u);
and(g,v,x,y);
or(f2,c,f,g);
end
endmodule
```

5) Testbench:

```


module 2BitComparator(a,b,x,y,x_greater_y, x_equal_y,
x_lesser_y);
    output x_greater_y, x_equal_y, x_lesser_y;
    input a, b;
    input [1:0] a,b;
    assign x_greater_y = a | (~b & ((x[1] > y[1]) |
((x[1] == y[1]) & (x[0] > y[0]))));
    assign x_lesser_y = b | (~b & ((x[1] < y[1]) | ((x[1]
== y[1]) & (x[0] < y[0]))));
    assign x_equal_y = ~(b | a);
endmodule

```

III] 4-Bit Comparator

1) Circuit Diagram :



A2 A1 A0 B2 B1 B0



2) Testbench :

```
module tb_4BitComparator (a,b,equal,lower,greater);  
reg [3:0] a,b;  
wire equal,lower,greater;  
  
input a,b;  
output equal,lower,greater;  
  
initial  
begin  
a = 4'b1100;  
b = 4'b1100;  
#10;  
  
a = 4'b0100;  
b = 4'b1100;  
#10;  
  
a = 4'b1111;  
b = 4'b1100;  
#10;  
  
a = 4'b0000;  
b = 4'b0000;  
#10;  
  
end  
endmodule
```

OUTPUT (Testbench code) :



```

module tb_4BitComparator(a, b, x_greater_y, x_equal_y,
x_lower_y, greater, equal,lower);
input [3:0] a;
input [3:0] b;
input greater = 2'b00;
input equal = 2'b01;
input lower = 2'b00;
output x, y, z;
wire x, y, z;

assign x_greater_y = ~(a[3] & ~b[3] | ~a[3] & b[3]) & a[2] &
~b[2] | a[3] & ~b[3];
assign x_equal_y = ~(a[2] & ~b[2] | ~a[2] & b[2]) & ~ (a[3] &
~b[3] | ~a[3] & b[3]);
assign x_lesser_y = ~(a[3] & ~b[3] | ~a[3] & b[3]) & ~a[2] &
b[2] | ~a[3] & b[3];

endmodule

```

3) Behavioural :

```

module 4BitComparator(a,b,equal,lesser,greater)
input [3:0] a;
input [3:0] b;
output less;
output equal;
output greater;

reg lesser;
reg equal;
reg greater;

always @ (a or b)
begin
if(a > b)
begin // (a > b)
less = 0;
equal = 0;
greater = 1;

```

```


else if(a == b)
begin           // (a==b)
less = 0;
equal = 1;
greater = 0;



else
begin           // (a < b)
less = 1;
equal = 0;
greater =0;


end
endmodule

```



OUTPUT (1 Bit Comparator) :













OUTPUT (2 Bit Comparator) :













OUTPUT (4 Bit Comparator) :



4 Bit Comparator and Output (Using EDA playground) :

```
1 module ECE1003_4BitComp_tb;
2   reg x;
3   reg y;
4   wire e;
5   wire g ;
6   wire l;
7
8   comparator inst(.x(x),
9 .y(y), .e(e), .g(g) , .l(l));
10 initial begin
11   $dumpfile("dump.vcd");
12   $dumpvars;
13   #400 $finish;
14 end
15 initial
16 begin
17   x = 0 ;
18   y = 0 ;
19   #100 ;
20   x = 0 ;
21   y = 1 ;
22   #100 ;
23   x = 1 ;
24   y = 0 ;
25   #100 ;
26   x = 1 ;
27   y = 1 ;
28   #100 ;
29 end
endmodule
```



ECE1003_Digital Logic Design_Experiment No. 7

Name : KHAN MOHD. OWAIS RAZA

Reg. No. : 20BCD7138



Aim : Design and verify Flip Flops using verilog

Theory :

SR Flip Flop :- The SR flip flop is a 1-bit memory bistable device having two inputs, i.e., SET and RESET. The SET input 'S' set the device or produce the output 1, and the RESET input 'R' reset the device or produce the output 0. The SET and RESET inputs are labeled as **S** and **R**, respectively. The SR flip flop stands for "Set-Reset" flip flop. The reset input is used to get back the flip flop to its original state from the current state with an output 'Q'. This output depends on the set and reset conditions, which is either at the logic level "0" or "1". The NAND gate SR flip flop is a basic flip flop which provides feedback from both of its outputs back to its opposing input. This circuit is used to store the single data bit in the memory circuit. So, the SR flip flop has a total of three inputs, i.e., 'S' and 'R', and current output 'Q'. This output 'Q' is related to the current history or state. The term "flip-flop" relates to the actual operation of the device, as it can be "flipped" to a logic set state or "flopped" back to the opposing logic reset state.

S	R	Q	Q'	Description
1	0	0	1	Set Q'>>1
1	1	0	1	No change
0	1	1	0	Reset Q'>>0
1	1	1	0	No change
0	0	1	1	Invalid Condition

Circuit & Block diagram :-





JK Flip Flop :- The JK flip flop is one of the most used flip flops in digital circuits. The JK flip flop is a universal flip flop having two inputs 'J' and 'K'. In SR flip flop, the 'S' and 'R' are the shortened abbreviated letters for Set and Reset, but J and K are not. The J and K are themselves autonomous letters which are chosen to distinguish the flip flop design from other types.

The JK flip flop work in the same way as the SR flip flop work. The JK flip flop has 'J' and 'K' flip flop instead of 'S' and 'R'. The only difference between JK flip flop and SR flip flop is that when both inputs of SR flip flop is set to 1, the circuit produces the invalid states as outputs, but in case of JK flip flop, there are no invalid states even if both 'J' and 'K' flip flops are set to 1.

The JK Flip Flop is a gated SR flip-flop having the addition of a clock input circuitry. The invalid or illegal output condition occurs when both of the inputs are set to 1 and are prevented by the addition of a clock input circuit. So, the JK flip-flop has four possible input combinations, i.e., 1, 0, "no change" and "toggle". The symbol of JK flip flop is the same as SR Bistable Latch except for the addition of a clock input.

Input		Output		Description
J	K	Q	Q'	
0	0	1	0	Memory no change
0	0	0	1	
0	1	1	0	Reset Q>>0
0	1	0	1	
1	0	0	1	Set Q>>1
1	0	1	0	
1	1	0	1	Toggle
1	1	1	0	





D Flip Flop :- The D flip flop is the most important flip flop from other clocked types. It ensures that at the same time, both the inputs, i.e., S and R, are never equal to 1. The Delay flip-flop is designed using a gated SR flip-flop with an inverter connected between the inputs allowing for a single input D(Data). This single data input, which is labeled as "D" used in place of the "Set" input and for the complementary "Reset" input, the inverter is used. Thus, the level-sensitive D-type or D flip flop is constructed from a level-sensitive SR flip flop.

In D flip flop, the single input "D" is referred to as the "Data" input. When the data input is set to 1, the flip flop would be set, and when it is set to 0, the flip flop would change and become reset. However, this would be pointless since the output of the flip flop would always change on every pulse applied to this data input. The "CLOCK" or "ENABLE" input is used to avoid this for isolating the data input from the flip flop's latching circuitry. When the clock input is set to true, the D input condition is only copied to the output Q. This forms the basis of another sequential device referred to as D Flip Flop.

When the clock input is set to 1, the "set" and "reset" inputs of the flip-flop are both set to 1. So it will not change the state and store the data present on its output before the clock transition occurred. In simple words, the output is "latched" at either 0 or 1.

D	Q	Q'	Description
X	Q	Q'	Memory no change
0	0	1	Reset Q » 0
1	1	0	Set Q » 1



T Flip Flop :- A T flip flop is known as a toggle flip flop because of its toggling operation. It is a modified form of the JK flip flop. A T flip flop is constructed by connecting J and K inputs, creating a single input called T. Hence why a T flip flop is also known as a single input JK flip flop.


The defining characteristic of T flip flop is that it can change its output state. You can change the output signal from one state (on/off) to another state (off/on).

The clock signal must set high to toggle the output. When the clock is set low, the output remains as it is whether the input signal is set high or low. So, to change the output condition, the clock signal has to be high.


	Previous		Next	
T	Q	Q'	Q	Q'
0	0	1	0	1
0	1	0	1	0
1	0	1	1	0
1	1	0	0	1

The "T Flip Flop" is toggled when the set and reset inputs alternatively changed by the incoming trigger. The "T Flip Flop" requires two triggers to complete a full cycle of the output waveform. The frequency of the output produced by the "T Flip Flop" is half of the input frequency. The "T Flip Flop" works as the "Frequency Divider Circuit." In "T Flip Flop", the state at an applied trigger pulse is defined only when the previous state is defined. It is the main drawback of the "T Flip Flop". The "T flip flop" can be designed from "JK Flip Flop", "SR Flip Flop", and "D Flip Flop" because the "T Flip Flop" is not available as ICs.

The block diagram of "T Flip Flop" is given below:



The circuit diagram of "T Flip Flop" is given below:



Boolean Expressions :

$$SR \text{ Flip Flop} :- Q_{n+1} = (SR + SR') (Q_n + Q'_n) + Q_n (S'R' + SR') = S + Q_n R'$$

$$JK \text{ Flip Flop} :- Q_{n+1} = Q'_n (JK + JK') + Q_n (J'K' + JK') = Q'_n J + Q_n K'$$

$$D \text{ Flip Flop} :- Q(n+1) = D$$

$$T \text{ Flip Flop} :- D = T'Q_n + TQ'_n$$

Name : KHAN MOHD. OWAIS RAZA


Reg. No. : 20BCD7138

Aim : Design and verify flip flops in verilog

Software used : Xilinx Vivado 2014.2

I] S-R flip flop


1.) Circuit diagram :



2.) Truth table :


S	R	Q(n)	Q(n+1)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

3.) Behavioural Modelling :




```
SRFlipFlop_ECE1003_2021.v *
C:/Users/admin/SRFlipFlop_ECE1003_2021/SRFlipFlop_ECE1003_2021.srcs/sources
23 module SRFlipFlop_ECE1003_2021(s,r,clk, q, qbar);
24 input s,r,clk;
25 output reg q, qbar;
26
27 always@(posedge clk)
28 begin
29
30 if(s == 1)
31 begin
32 q = 1;
33 qbar = 0;
34 end
35 else if(r == 1)
36 begin
37 q = 0;
38 qbar =1;
39 end
40 else if(s == 0 & r == 0)
41 begin
42 q <= q;
43 qbar <= qbar
44 end
45 endmodule
```

4.) Data Flow Modelling :



```
C:/Users/admin/SRFlipFlop_ECE1003_2021/SRFlipFlop_ECE1003_2021.srcs/sources
23 module SRFlipFlop_Structural_ECE1003(q,qbar,s,r,clk);
24
25 input s,r,clk;
26 output q, qbar;
27
28 assign q = clk? (s + ((~r) & q)) : q;
29 assign qbar = ~q;
30
31 endmodule
```

5.) Testbench code :




The screenshot shows a code editor window titled "SRFlipFlop_testbench_ECE1003.v". The code is written in Verilog and defines a testbench module for an SR flip-flop. It includes declarations for S, R, CLK, Q, and QBAR, a \$monitor statement for simulation output, and initial blocks for clock generation and stimulus. The code ends with an endmodule statement.

```
SRFlipFlop_testbench_ECE1003.v
C:/Users/admin/SRFlipFlop_ECE1003_2021/SRFlipFlop_ECE1003_2021.srcs/sim_1/new/SRFlipFlop_testbench_ECE1003.v
23 module SRFlipFlop_testbench_ECE1003;
24 reg S,R, CLK;
25 wire Q, QBAR;
26
27 srff_behavior dut(.q(Q), .qbar(QBAR), .s(S), .r(R), .clk(CLK));
28
29 $monitor("simtime = %g, CLK = %b, S = %b, R = %b, Q = %b, QBAR = %b", $time, CLK, S, R, Q, QBAR);
30
//31 initial begin
32   clk=0;
33   forever #10 clk = ~clk;
34 end
35 initial begin
36   S=1; R=0;
37   #100; S=0; R=1;
38   #100; S=0; R=0;
39   #100; S=1; R=1;
40 end
41 endmodule
```

III] J-K Flip Flop


1.) Circuit diagram :



2.) Truth Table :

Clk	J	K	Q(n+1)
0	X	X	Q(n)
1	0	0	Q(n)
1	0	1	0
1	1	0	1
1	1	1	Q(n)

3.) Behavioural Modelling :



```
JK_FipFlop_Behavioural_ECE1003.v
C:/Users/admin/JK_FlipFlop_ECE1003/JK_FlipFlop_ECE1003.srcc/sources_1/new/JK_FipFlop_Behavioural_ECE1003.v
23 module JK_FipFlop_Behavioural_ECE1003(clk,j,knq,qbar);
24 input clk,j,k;
25 output reg q,qbar;
26
27 always@(posedge clk)
28 begin
29 if(k == 0)
30 begin
// 
31 q <= 0;
32 qbar <= 1;
33 end
34 always@(posedge clk)
35 begin
36   if(k == 0)
37     begin
38       q <= 0;
39       qbar <= 1;
40     end
41   else if(j == 1)
42     begin
43       q <= 0;
44       qbar <= 0;
45     end
46   else if(j == 0 & k == 0)
47     begin
48       q <= q;
49       qbar <= qbar;
50     end
51   else if(j == 1 & k == 1)
52     begin
53       q <= ~q;
54       qbar <= ~qbar;
55     end
56 end
57 endmodule
```

4.) Structural :

The screenshot shows a text editor window titled "JK_FlipFlop_Structural_ECE1003.v *". The code implements a JK flip-flop using four NAND gates. It has inputs J, K, and CLK, and outputs Q and Q-bar. The code uses wires nand1_out and nand2_out to connect the NAND gates.

```
JK_FlipFlop_Structural_ECE1003.v *
C:/Users/admin/JK_FlipFlop_ECE1003/JK_FlipFlop_ECE1003.srccs/sources_1/new/JK_
23 module JK_FlipFlop_Structural_ECE1003(q,qbar,clk,j,k); ^
24
25 input j,k,clk;
26 output q,qbar;
27
28 wire nand1_out; // output from nand1
29 wire nand2_out; // output from nand2
30
// 31 nand(nand1_out, j,clk,qbar);
32 nand(nand1_out, k,clk,q);
33 nand(q,qbar,nand1_out);
34 nand(qbar,q,nand2_out);
35
36 endmodule
```


5.) Testbench :

The screenshot shows a text editor window titled "JK_FlipFlop_testbench_ECE1003.v". The code defines a testbench module with reg variables J, K, and CLK, and wires Q and QBAR. It includes an initial block to set up the environment and a \$monitor statement to display simulation results. The code also includes stimulus generation for the CLK, J, K, and QBAR inputs.

```
JK_FlipFlop_testbench_ECE1003.v
C:/Users/admin/JK_FlipFlop_ECE1003/JK_FlipFlop_ECE1003.srccs/sim_1/new/JK_FlipFlop_testbench_ECE1003.v
23 module JK_FlipFlop_testbench_ECE1003;
24 reg J,K, CLK;
25 wire Q, QBAR;
26
27 jkff_behavior dut(.q(Q), .qbar(QBAR), .j(J), .k(K), .clk(CLK));
28
29 $monitor("simtime = %g, CLK = %b, J = %b, K = %b, Q = %b, QBAR = %b", $time, CLK, J, K, Q, QBAR);
30
// 31 initial begin
32   clk=0;
33   forever #10 clk = ~clk;
34 end
35 initial begin
36   J= 1; K= 0;
37   #100; J= 0; K= 1;
38   #100; J= 0; K= 0;
39   #100; J= 1; K=1;
40 end
41 endmodule
```

III] D-Flip Flop

1.) Circuit diagram :



2.) Truth table :

Q	D	Q(t+1)
0	0	0
0	1	1
1	0	0
1	1	1


3.) Coding :

```
D_FlipFlop_ECE1003.v *
C:/Users/admin/D_FlipFlop_ECE1003/D_FlipFlop_ECE1003.srcc/sources_1
22 // Verilog code for rising edge D flip flop
23 module D_FlipFlop_ECE1003(D,clk,Q);
24   input D; // Data input
25   input clk; // clock input
26   output Q; // output Q
27   always @(posedge clk)
28   begin
29     Q <= D;
30   end
31 endmodule
```

4.) Synchronous reset

```
module D_FlipFlop_ECE1003(D,clk, sync_reset,Q);  
    input D; // Data input  
    input clk; // clock input  
    input sync_reset; // synchronous reset  
    output reg Q; // output Q  
  
    always @ (posedge clk)  
  
    begin  
        if(sync_reset==1'b1)  
            Q <= 1'b0;  
        else  
            Q <= D;  
    end  
endmodule
```


5.) Asynchronous reset



The screenshot shows a text editor window titled "Dflipflop_ECE1003_AsyncReset.v *". The code is as follows:

```
22  
23 module Dflipflop_ECE1003_AsyncReset(D,clk,async_reset,Q);  
24 input D; // Data input  
25 input clk; // clock input  
26 input async_reset; // asynchronous reset high level  
27 output reg Q; // output Q  
28 always @ (posedge clk or posedge async_reset)  
29 begin  
//  
30    if(async_reset==1'b1)  
31        Q <= 1'b0;  
32    else  
33        Q <= D;  
34 end  
35 endmodule  
36
```


6.) Asynchronous reset (Low Value)



The screenshot shows a text editor window with the following code:

```
DFlipFlop_ECE1003_Asynchronous_Reset_Low.v *  
C:/Users/admin/D_FlipFlop_ECE1003/D_FlipFlop_ECE1003.srcts/sources_1/new/DFlipFlop_ECE1003_Asynch  
23 module DFlipFlop_ECE1003_Asynchronous_Reset_Low(D,clk,async_reset,Q); ^  
24 input D; // Data input  
25 input clk; // clock input  
26 input async_reset; // asynchronous reset low level  
27 output reg Q; // output Q  
28 always @(posedge clk or negedge async_reset)  
29 begin  
30 if(async_reset==1'b0)  
31 Q <= 1'b0;  
32 else  
33 Q <= D;  
34 end  
35 endmodule
```

7.) Falling edge



The screenshot shows a text editor window with the following code:

```
DFlipFlop_ECE1003_Falling_Edge.v  
C:/Users/admin/D_FlipFlop_ECE1003/D_FlipFlop_ECE1003.srcts/sources_1/ne  
23 module DFlipFlop_ECE1003_Falling_Edge (D,clk,Q); ^  
24 input D; // Data input  
25 input clk; // clock input  
26 output reg Q; // output Q  
27 always @(negedge clk)  
28 begin  
29 Q <= D;  
30 end  
31 endmodule
```


8.) Falling edge with asynchronous reset (high level)

```
Dflipflop_ECE1003_Falling_Edge_Asynchronous_Reset_High.v *
C:/Users/admin/D_FlipFlop_ECE1003/D_FlipFlop_ECE1003.srcs/sources_1/new/Dflipflop_ECE1003_Falling_Edge_Asynchronous_R
23 module Dflipflop_ECE1003_Falling_Edge_Asynchronous_Reset_High(D,clk,async_reset,Q);
24 input D; // Data input
25 input clk; // clock input
26 input async_reset; // asynchronous reset high level
27 output reg Q; // output Q
28 always @(negedge clk or posedge async_reset)
29 begin
30   if(async_reset==1'b1)
31     Q <= 1'b0;
32   else
33     Q <= D;
34 end
35 endmodule
```

9.) Falling edge with asynchronous reset (low level) :

```
DFlipFlop_ECE1003_FallingEdge_AsynchomousReset_LowLevel.v *
C:/Users/admin/D_FlipFlop_ECE1003/D_FlipFlop_ECE1003.srcs/sources_1/new/DFlipFlop_ECE1003_FallingEdge_AsynchomousRes
23 module DFlipFlop_ECE1003_FallingEdge_AsynchomousReset_LowLevel(D,clk,async_reset,Q);
24 input D; // Data input
25 input clk; // clock input
26 input async_reset; // asynchronous reset low level
27 output reg Q; // output Q
28 always @(negedge clk or negedge async_reset)
29 begin
30   if(async_reset==1'b0)
31     Q <= 1'b0;
32   else
33     Q <= D;
34 end
35 endmodule
```

10.) Testbench :




The screenshot shows a text editor window titled "DFlipFlop_testbench_ECE1003.v". The code is a Verilog testbench for a D flip-flop. It includes declarations for reg D, clk, and reset, and wires for Q. The initial block contains logic to toggle the clock forever and set the reset signal. The second initial block sets the D input to 0 for 100 units of time, then to 1 for 100 units of time, and back to 0 for 100 units of time. The endmodule block concludes the testbench.

```
23 module DFlipFlop_testbench_ECE1003;
24 reg D;
25 reg clk;
26 reg reset;
27 wire Q(); 
28
29 initial begin
30   clk=0;
31   forever #10 clk = ~clk;
32 end
33 initial begin
34   reset=1;
35   D <= 0;
36   #100;
37   reset=0;
38   D <= 1;
39   #100;
40   D <= 0;
41   #100;
42   D <= 1;
43 end
44 endmodule
```

IV] T Flip Flop


1.) Circuit diagram :



2.) Truth table :


T	Q(t)	Q(t+1)
0	0	0
0	1	1
1	0	1
1	1	0

3.) Structural :



```
Tflipflop_ECE1003_Structural.v
C:/Users/admin/Tflipflop_ECE1003_Structural/Tflipflop_ECE1003_Structural.srcs/sources
22
23 module Tflipflop_ECE1003_Structural(x,y,clk,q,a,b,c,d);
24 inv u1(c,q);
25   mux_2x1 u2 (q,c,x,a);
26   inv u3(d,y);
27   and_2_1 u4(b,a,d);
28   d_flipflop u5(b,clk,q);
29 endmodule
```

4.) Data Flow:



```
Tflipflop_ECE1003_DataFlow.v *
C:/Users/admin/Tflipflop_ECE1003_Structural/Tflipflop_ECE1003_DataFlow.srcs/sources
23 module Tflipflop_ECE1003_DataFlow(
24   input t,
25   input clk,
26   input clear,
27   output q,
28   output qbar
29 );
30 wire sbar, rbar;
// 
32
33 assign sbar= ~(t & clk & qbar & clear);
34 assign rbar= ~(t & clk & q);
35
36 assign q= ~ (sbar & qbar);
37 assign qbar= ~ (rbar & q & clear)
38
39 endmodule
```



5.) Behavioural :



```
Tflipflop_ECE1003_Behavioural.v *
C:/Users/admin/Tflipflop_ECE1003_Structural/Tflipflop_ECE1003_Structural.srcts/sources_1/new/Tflipflop_ECE1003_Behavioural.v
23 module Tflipflop_ECE1003_Behavioural(input clk, input rstn, input t, output reg q); ^
24
25 always @ (posedge clk) begin
26     if (!rstn)
27         q <= 0;
28     else
29         if (t)
30             q <= ~q;
31         else
32             q <= q;
33     end
34 endmodule
```

6.) Testbench :

```
Tflipflop_testbench_ECE1003.v *
C:/Users/admin/Tflipflop_ECE1003_Structural/Tflipflop_ECE1003_Structural.srcts/sim_1/new/Tflipflop_testbench_ECE1003.v
23 module Tflipflop_testbench_ECE1003;
24     reg clk;
25     reg rstn;
26     reg t;
27
28     Tflipflop u0 (
29         .clk(clk),
30         .rstn(rstn),
31         .t(t),
32         .q(q));
33
34     always #5 clk = ~clk;
35
36     initial begin
37         {rstn, clk, t} <= 0;
38
39         $monitor ("T=%0t rstn=%0b t=%0d q=%0d", $time, rstn, t, q);
40         repeat(2) @(posedge clk);
41         rstn <= 1;
42
43         for (integer i = 0; i < 20; i = i+1) begin
44             reg [4:0] dly = $random;
45             #(dly) t <= $random;
46         end
47         #20 $finish;
48     end
49 endmodule
```

OUTPUT (J-K Flip Flop) :







OUTPUT (T FLIP FLOP using EDA playground) :



OUTPUT (D FLIP FLOP) :



OUTPUT (SR FLIP FLOP):



ECE1003_Digital Logic Design_Experiment No. 8

Name : KHAN MOHD. OWAIS RAZA

Reg. No. : 20BCD7138


Aim : Design and verify shift registers using verilog

Theory :


A Register is a device which is used to store such information. It is a group of flip flops connected in series used to store multiple bits of data.

The information stored within these registers can be transferred with the help of shift registers. Shift Register is a group of flip flops used to store multiple bits of data. The bits stored in such registers can be made to move within the registers and in/out of the registers by applying clock pulses. An n-bit shift register can be formed by connecting n flip-flops where each flip flop stores a single bit of data. The registers which will shift the bits to left are called “Shift left registers”. The registers which will shift the bits to right are called “Shift right registers”.


Serial-In Serial-Out Shift Register (SISO):- The shift register, which allows serial input (one bit after the other through a single data line) and produces a serial output is known as Serial-In Serial-Out shift register. Since there is only one output, the data leaves the shift register one bit at a time in a serial pattern, thus the name Serial-In Serial-Out Shift Register. The logic circuit given below shows a serial-in serial-out shift register. The circuit consists of four D flip-flops which are connected in a serial manner. All these flip-flops are synchronous with each other since the same clock signal is applied to each flip flop.




Parallel-In Serial-Out Shift Register (PISO):- The shift register, which allows parallel input (data is given separately to each flip flop and in a simultaneous manner) and produces a serial output is known as Parallel-In Serial-Out shift register. The logic circuit given below shows a parallel-in-serial-out shift register. The circuit consists of four D flip-flops which are connected. The clock input is directly connected to all the flip flops but the input data is connected individually to each flip flop through a multiplexer at the input of every flip flop. The output of the previous flip flop and parallel data input are connected to the input of the MUX and the output of MUX is connected to the next flip flop. All these flip-flops are synchronous with each other since the same clock signal is applied to each flip flop.



Serial-In Parallel-Out shift Register (SIPO):- The shift register, which allows serial input (one bit after the other through a single data line) and produces a parallel output is known as Serial-In Parallel-Out shift register. The logic circuit given below shows a serial-in-parallel-out shift register. The circuit consists of four D flip-flops which are connected. The clear (CLR) signal is connected in addition to the clock signal to all the 4 flip flops in order to RESET them. The output of the first flip flop is connected to the input of the next flip flop and so on. All these flip-flops are synchronous with each other since the same clock signal is applied to each flip flop.



Parallel-In Parallel-Out Shift Register (PIPO) :- The shift register, which allows parallel input (data is given separately to each flip flop and in a simultaneous manner) and also produces a parallel output is known as Parallel-In parallel-Out shift register. The logic circuit given below shows a parallel-in-parallel-out shift register. The circuit consists of four D flip-flops which are connected. The clear (CLR) signal and clock signals are connected to all the 4 flip flops. In this type of register, there are no interconnections between the individual flip-flops since no serial shifting of the data is required. Data is given as input separately for each flip flop and in the same way, output also collected individually from each flip flop.



Name : KHAN MOHD. OWAIS RAZA

Reg. No. : 20BCD7138


Aim : Design 4 bit shift registers using verilog code

Software used : Xilinx Vivado 2014.2

Theory : Shift Register is a group of flip flops used to store multiple bits of data. The bits stored in such registers can be made to move within the registers and in/out of the registers by applying clock pulses. An n-bit shift register can be formed by connecting n flip-flops where each flip flop stores a single bit of data.

1-BIT SHIFT REGISTER :

Testbench code :-



The screenshot shows a code editor window titled "testbench_1BitRegister.v". The code is written in Verilog and defines a testbench module for a 1-bit shift register. It includes declarations for reg clk, in, clr, set; wire out; and a 1BitRegister module instantiation. The initial block contains several waveform assignments for the inputs and outputs. The always block contains a clock assignment. The code ends with an endmodule statement.

```
testbench_1BitRegister.v
C:/Users/admin/testbench_1BitRegister/testbench_1BitRegister.v
23 module testbench_1BitRegister;
24 reg clk, in, clr, set;
25 wire out;
26 1BitRegister al(clk, in, clr, set, out);
27 initial
28 begin
29 clk=1'b0; in=1'b0; clr=1'b1; set=1'b0;
30 #40 in=1'b1; clr=1'b0; set=1'b0;
// 31 #20 in=1'b0; clr=1'b0; set=1'b0;
32 #20 in=1'b1; clr=1'b1; set=1'b0;
33 #20 in=1'b0; clr=1'b1; set=1'b1;
34 end
35 always
36 begin
37 #5 clk=~clk;
38 end
39 endmodule
```

Output :-



4-BIT SHIFT REGISTER :

A screenshot of a text editor window titled "ECE1003_4BitRegister.v". The code is written in Verilog and defines a module named ECE1003_4BitRegister. The module has four inputs: R [3:0], L, W, and Clk, and one output: Q [3:0]. The logic is implemented using a register Q and an always block that updates Q based on the value of R and the clock edge. The code is as follows:

```
23 module ECE1003_4BitRegister(R, L, W, Clk, Q);
24 input [3:0] R;
25 input L, W, Clk;
26 output [3:0] Q;
27 reg [3:0] Q;
28 always @(posedge Clk)
29 if (L)
30 Q <= R;
// 
32 begin
33 Q[0] <= Q[1];
34 Q[1] <= Q[2];
35 Q[2] <= Q[3];
36 Q[3] <= W;
37 end
38 endmodule
```

Testbench :-

```
testbench_4BitRegister_ECE1003.v
C:/Users/admin/ECE1003_4BitRegister/ECE1003_4BitRegister.srccs/s


23 module testbench_4BitRegister_ECE1003;
24 // Inputs
25 reg [3:0] a;
26 reg [1:0] shift;
27 reg clk;
28
29 // Outputs
30 wire [3:0] y;
31
32 shift_register uut (
33 .a(a),
34 .y(y),
35 .shift(shift),
36 .clk(clk)
37 );
38
39 initial begin
40 // Initialize Inputs
41 a = 3'b0110; shift = 2'b00; clk = 1; #100;
42 a = 3'b0110; shift = 2'b01; #100;
43 a = 3'b0110; shift = 2'b10; #100;
44 a = 3'b0110; shift = 2'b11; #100;
45 end
46 always
47 #50 clk=~clk;
48 endmodule
```

```
4BitRegister_ECE1003.v
C:/Users/admin/4BitRegister_ECE1003/4BitRegister_ECE1003.srccs/sources_1/new/4BitRegister_ECE1003.v

23 module 4BitRegister_ECE1003(clk, ce, pre, q);
24 input clk, ce, pre;
25 input [3:0] d;
26 output [3:0] q;
27 reg [3:0] q;
28 always @(posedge clk or posedge pre)
29 begin
30 if (pre)
// 31 q <= 4'b1111;
32 else if (ce)
33 q <= d;
34 end
35 endmodule
```


8-BIT SHIFT REGISTER :

i) Behavioral Model :




```
8BitReg_ECE1003.v
C:/Users/admin/8BitReg_ECE1003/8BitReg_ECE1003.srcs/sources_1/new/8BitReg_ECE1003.v
21
22
23 module 8BitReg_ECE1003(reset, CLK, D, Q);
24 input reset;
25 input CLK;
26 input [7:0] D;
27 output [7:0] Q;
28 reg [7:0] Q;
//29 always @ (posedge CLK)
30 if (reset)
31 Q = 0;
32 else
33 Q = D;
34 endmodule
```

ii) Data Flow Modelling :



```
8BitReg_DataFlow_ECE1003.v
C:/Users/admin/8BitReg_ECE1003/8BitReg_ECE1003.srcs/sources_1/new/8BitReg_DataFlow_ECE1003.v
1 `timescale 10ns / 1ps
2 module 8BitReg_DataFlow_ECE1003(out,in,load,clk);
3 output [7:0]out;
4 input [7:0]in;
5 input clk;
6 input load;
7 reg [7:0]out;
8 wire [7:0]in;
9 always@ (posedge clk)
10 begin
11 if (load)
12 begin
13 out<=in;
14 end
15 else
16 begin
17 out[0]<=out[7];
18 out[1]<=out[0];
19 out[2]<=out[1];
20 out[3]<=out[2];
21 out[4]<=out[3];
22 out[5]<=out[4];
23 out[6]<=out[5];
24 out[7]<=out[6];
25 end
26 endmodule
```

iii) Testbench :



The screenshot shows a text editor window with the file name "testbench_8BitReg_ECE1003.v" at the top. The code is a Verilog testbench for an 8-bit register module. It includes a monitor for the counter, a clock generation section, and a counter module definition.

```
testbench_8BitReg_ECE1003.v
C:/Users/admin/8BitReg_ECE1003/8BitReg_ECE1003.srscsim_1/new/testbench_8BitReg_ECE1003.v

3 module testbench_8BitReg_ECE1003;
4 reg clk;
5 reg reset;
6 wire [7:0] count;
7 // create an instance of the module
8 testbench_8BitReg_ECE1003 mycounter(.clk (clk),
9 .reset (reset),
10 .count (count));
11 // setup the initial state of the system
12 initial
13 begin
14 $display ("Time\tClk\tReset\tCount");
15 $monitor("%d\t%b\t%b\t%b", $time, clk, reset,
16 count);
17 clk = 0;
18 reset = 0;
19 count = 0;
20 #20 // delay for 20 units
21 // test reset condition
22 #20 reset = 1;
23 #20 reset = 0;
24 // stop testing at 200 time units
25 #200 $finish;
26 end
27 // clock generation
28 always begin
29 #10 clk = !clk; // every 10 time units invert
30 clocks value
31 end
32 endmodule
33 // counter module
34 module listing6 (clk, reset, count);
35 //input clk;
36 input reset;
37 input clk;
38 // outputs
39 output [7:0] count;
40 reg [7:0] count;
41 always @(posedge clk, posedge reset)
42 begin
43 if(reset) begin
44 count <= 8'b0;
45 end
46 else begin
47 count <= count + 1;
48 end
49 end
50 endmodule
```

4 BIT SHIFT REGISTER (Using EDA playground) :

testbench.sv

```
1 // KHAN MOHD. OWAIS RAZA_20BCD7138_EXP8_SHIFT REGISTER //
2 module ECE1003_4BitshiftReg_tb;
3   wire [3:0] Q;
4   reg clock, reset;
5
6   ECE1003_4BitshiftReg(Q, clock, reset);
7
8   initial
9   begin
10    clock =0;
11    reset = 1; #10; reset = 0; #10;
12    #200;
13    $finish;
14
15  end
16  always #5 clock = ~clock;
17  initial begin
18    $dumpfile("dump.vcd"); $dumpvars;
19  end
20
21 endmodule
```

design.sv

```
1 // KHAN MOHD. OWAIS RAZA_20BCD7138_EXP8_SHIFT REGISTER //
2 module ECE1003_4BitshiftReg(Q, clock, reset);
3   output reg [3:0] Q;
4   input clock, reset;
5
6   always @ (posedge clock)
7   begin
8     if(reset)
9       Q <= 4'b1111;
10    else
11      Q <= { Q[2:0], (Q[3] ^ Q[0]) };
12  end
13
14 endmodule
```

Output :



8 BIT SHIFT REGISTER (Using EDA Playground) :

```
testbench.sv 
```

```
1 // KHAN MOHD. OWAIS RAZA_20BCD7138_EXP8_SHIFT REGISTER //
2 module ECE1003_8BitshiftReg_tb;
3   reg clk_tb, reset_tb, d_in_tb, shift_left_tb,
4   shift_right_tb;
5   wire [7:0] q_tb;
6
7   shift_Reg m1(
8     .shift_left(shift_left_tb), .reset(reset_tb),
9     .shift_right(shift_right_tb),
10    .d_in(d_in_tb), .clk(clk_tb), .q_out(q_tb)
11  );
12 initial begin
13   reset_tb = 1; #12
14   reset_tb = 0; #50
15   reset_tb = 1; #68
16   reset_tb = 0;
17 end
18 initial begin
19   clk_tb<=0; #10
20   clk_tb <= 1; #15
21   clk_tb <= 0; #25
22   clk_tb <= 1;
23 end
24
25 initial begin
26   d_in_tb = 0; #17
27   d_in_tb = 1; #18 d_in_tb = 0;
28 end
29
30 initial begin
31   shift_left_tb = 1;
32   shift_right_tb = 0; #23
33   shift_left_tb = 0; #75
34   shift_right_tb = 1;
35 end
36 initial begin
37   $dumpfile("dump.vcd");
38   $dumpvars;
39 end
40 endmodule
41
42
43
```

```
design.sv +  
  
1 // KHAN MOHD. OWAIS RAZA_20BCD7138_EXP8_SHIFT REGISTER //  
2 module ECE1003_8BitshiftReg(  
3     shift_left,shift_right,clk,reset,q_out,d_in);  
4     input shift_left,shift_right,d_in,clk,reset;  
5  
6     output reg[7:0] q_out;  
7  
8     always @ (posedge clk)  
9     begin  
10        if (~reset) begin  
11            if (shift_left)  
12            begin  
13                q_out <= #7 {q_out [6:0],d_in};  
14            end  
15            else if (shift_right)  
16            begin  
17                q_out <= #7 {d_in, q_out[7:1] };  
18            end  
19        end  
20    end  
21    always @ (posedge reset)  
22    begin  
23        q_out <= 8'b00000000;  
24    end  
25 endmodule
```

Output :



ECE1003_Digital Logic Design_Experiment No. 9_7th June 2021

Name : KHAN MOHD. OWAIS RAZA

Reg. No. : 20BCD7138

Aim : Design and verify counter using verilog

Software used : Vivado 2014.2 / EDA playground

Theory :

Counters :- A special type of sequential circuit used to count the pulse is known as a counter, or a collection of flip flops where the clock signal is applied is known as counters. The counter is one of the widest applications of the flip flop. Based on the clock pulse, the output of the counter contains a predefined state. The number of the pulse can be counted using the output of the counter.

3-bit asynchronous up counter :- The 3-bit asynchronous or ripple up counter is similar to the 2-bit ripple up counter. Here for a 3-bit counter, an additional flip-flop is added. Thus for the 3-bit asynchronous counter, 3 T-flip-flops are used. This counter consists of $2^3 = 8$ count states (000, 001, 010, 011, 100, 101, 110, 111). The counter counts the incoming pulses starting from 0 to 7. The clock pulse count is noted at the output of each flip-flop($Q_C Q_B Q_A$), where Q_A is the LSB and Q_C is the MSB.

3-bit asynchronous down counter :- The down counter will count the clock pulses from maximum value to zero. In other words, for each clock pulse, the count value is decremented.

The below diagram shows the 3-bit asynchronous down counter. Since it is a 3-bit counter, 3 negative edge-triggered flip-flops are used. The clock pulse input is given only to the first flip-flop. The clock input of the remaining flip-flops is triggered by the Q output of the previous flip-flop.

3-bit synchronous up counter :- Synchronous up Counter counts the number of clock pulses at its input from minimum to maximum. A 3-bit counter consists of 3 flip-flops and has $2^3 = 8$ states from 000 to 111.

The circuit of the 3-bit synchronous up counter is shown below. The clock pulse is given for all the flip-flops. The T_A input for the first T-flip-flop TFF1 is always maintained at logic HIGH. The output of TFF1 is fed as an input for TFF2. The Q_A and Q_B output of TFF1 and TFF2 are ANDed together and its output is given to the TFF3. The output states of the counter can be observed at $Q_C Q_B Q_A$.

During the falling edge of the first clock pulse input, the output of TFF 1 toggles and produces $Q_A = 1$. For the remaining flip flops, there will be no change in the state.

The output becomes $Q_C Q_B Q_A = 001$. Thus the counter is incremented by 1(000 \rightarrow 001). Now, the input for TFF 1 is $T_A = 1$. As Q_A becomes 1, the input for TFF 2 becomes $T_B = 1$. and the input for TFF 3 has no change $T_C = 0$.


During the negative edge of the second clock pulse, the output of TFF 1 toggles and produce $Q_A = 0$. At the same time, TFF 2 also toggles and produces $Q_B = 1$, whereas there will not be a change in the state of TFF3.

Thus the output becomes $Q_C Q_B Q_A = 010$. So the counter increases its value to 2(001 \rightarrow 010).Now, the input for TFF 1 is $T_A = 1$. As Q_A and Q_B output are 0 and 1 respectively, the input $T_B = 0$ and the input will be $T_C = 0$.


During the negative edge of the third clock pulse, the TFF 1 will toggle to produce $Q_A = 1$. Since $T_B = 0$, there will not be any change in the state of TFF 2, so its output will be $Q_B = 1$. Since $T_C = 0$, there will not be a change in the output of TFF3, $Q_C = 0$.Thus the output now becomes $Q_C Q_B Q_A = 011$. So the counter increments its value to 3(010 \rightarrow 011). Now, the inputs of the flip-flops will become, $T_A = 1$, $T_B = 1$, $T_C = 1$.During the negative edge of the fourth clock pulse, the output of TFF1 will toggle, so $Q_A = 0$, Since T_B and T_C inputs are HIGH, both the flip-flops will toggle its output, so $Q_B = 0$, $Q_C = 1$. Now the output becomes $Q_C Q_B Q_A = 100$ and so the counter value increases to 4(011 \rightarrow 100).The operation continues and counts the clock pulses until it reaches the final state $Q_C Q_B Q_A = 111$. At the next clock pulse, the counter resets to 000 and starts to count from the first.

Circuit Diagram :

For 3 bit synchronous counter :-



For 3 bit asynchronous counter :-



Truth Table :

QC	QB	QA	QC+	QB+	QA+	Tc	Tb	Ta
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1

Count[A]	Count[B]	Count[C]
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

Verilog For 3 Bit Counter (Using EDA playground) :

```
testbench.sv +  
1 // Khan Mohd. Owais Raza 20BCD7138 //  
2 // ECE1003_Digital Logic Design_Experiment-9 //  
3 module tb_3Bitsync_ECE1003;  
4 reg clk,in;  
5 wire [2:0] count;  
6  
7 3Bitsync_ECE1003 sc1(clk,in,count);  
8  
9 initial  
10 begin  
11 clk = 1'b0; in = 1'b0;  
12 #20 in = 1'b1;  
13 end  
14  
15 always  
16 begin  
17 #5 clk = ~clk;  
18 end  
19  
20 endmodule  
21  
22
```

```
design.sv +  
1 // Khan Mohd. Owais Raza (20BCD7138) //  
2 // ECE1003_Digital Logic Design_Lab Exp-9 //  
3 module 3BitCountsSync(clk,in,count);  
4 input clk,in;  
5 output [2:0] count;  
6  
7 wire qa,qb,qc,z,qa_bar,qb_bar,qc_bar;  
8  
9 t_ff t1(clk,in,qa,qa_bar);  
10 t_ff t2(clk,qa,qb,qb_bar);  
11 and_gate a1 (qa,qb,z);  
12 t_ff t3(clk,z,qc,qc_bar);  
13 send s1(qa,qb,qc,count);  
14  
15 endmodule
```



design.sv ECE1003_3BitCountSync *







```
1 // Khan Mohd. Owais Raza (20BCD7138) //
2 // ECE1003_Digital Logic Design_Lab Exp-9 //
3
4 module ECE1003_3BitCountSync(clk,in,out,out_bar);
5
6   input clk,in;
7   output out,out_bar;
8
9   reg out,out_bar;
10
11 initial
12   out = 0;
13 always@(posedge clk)
14   begin
15     if(in==1)
16       begin
17         out=~out;
18         out_bar=~out;
19       end
20     else
21       begin
22         out=out;
23         out_bar=out;
24       end
25   end
26 endmodule
```


Verilog code (in Xilinx Vivado) :

```
module 3BitSyncCounter(clk,reset,out);
input clk,reset;
output [2:0] out;
reg [2:0] out;
always @(posedge clk)
begin
if (reset == 1'b1)
  out <= 3'b000;
else
  out <= out+1'b1;
end
endmodule
```



Output using Xilinx Vivado (taught in lab class) :










OUTPUT using Xilinx Vivado (self evaluated) :





ECE1003_Digital Logic Design_Experiment No. : 10_26th June 2021

Name : KHAN MOHD. OWAIS RAZA

Reg. No. : 20BCD7138

Aim : Design and verify 3 bit asynchronous counter in verilog

Software used : Xilinx Vivado 2014.2

Verilog codes :

```
2 // KHAN MOHD. OWAIS RAZA_20BCD7138_ECE1003 //
3 // 3 bit asynchronous counter using T flip flop //
4 module 3BitAsyncCounter_ECE1003(q,qbar,t,clk,rst);
5 input t,clk,rst;
6 output reg q=0,qbar=1;
7
8 always@(posedge clk,posedge rst)
9 begin
10 if(rst)begin
11 q=0;
12 qbar=1;
13 end
14
15 else begin
16 case(t)
17 1'b0:begin
18     q<=q;
19     qbar<=qbar;
20     end
21
22 1'b1:begin
23     q<=~q;
24     qbar<=~qbar;
25     end
26
27 endcase
28 end
29 end
30 endmodule
31
32 module 3BitAsyncCounter_ECE1003(a,abar,b,bbar,clk);
33 input clk;
34 output a,b,abar,bbar;
35 wire rst;
36
37 assign rst= a & b;
38
39 t_ff one(a,abar,1'b1,clk,rst);
40 t_ff two(b,bbar,1'b1,abar,rst);
41 endmodule
42
```

Testbench :

```
tb_3BitAsyncCounter_ECE1003.v
C:/Users/admin/3BitAsyncCounter_ECE1003/3BitAsyncCounter_ECE1003.scs/sim_1/new/tb_3BitAsyncCounter_ECE1003.v
23 module tb_3BitAsyncCounter_ECE1003;
24 reg clk;
25 wire a,b,abar,bbar;
26
27 3BitAsyncCounter_ECE1003(a,abar,b,bbar,clk);
28
29 initial begin clk=0;
30 end
// 31 always begin #5 clk=~clk;
32 end
33 initial begin
34 $display ("\t\ttime\t\t clk\t\t {b,a}\t");
35 $monitor("%d\t %b\t\t %b\t", $time,clk,{b,a});
36 end
37
38 initial begin #100 $finish;
39 end
40 endmodule
```

OUTPUT :



